

## ICS950211

## Programmable Timing Control Hub<sup>™</sup> for P4<sup>™</sup>

#### **Recommended Application:**

Brookdale and Brookdale -G chipset with P4 processor.

#### **Output Features:**

- 3 Pairs of differential CPU clocks (differential current mode)
- 5 3V66 @ 3.3V
- 10 PCI @ 3.3V
- 2 48MHz @ 3.3V fixed
- 1 REF @ 3.3V, 14.318MHz
- 1 VCH/3V66 @ 3.3V, 48 MHz or 66.6 MHz


#### Features/Benefits:

- Programmable output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I<sup>2</sup>C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.

#### **Key Specifications:**

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps</li>
- CPU Output Skew <100ps

#### **Block Diagram**



#### **Pin Configuration** 56 ➡ REF<sup>1</sup> 55 ➡ FS1 54 ➡ FS0 53 ➡ CPU\_STOP#\* X1 🛛 X2 🗖 2 3 GND 🗖 4 53 CCPU\_STOP#\* 52 CPUCLKT0 51 CPUCLKT0 50 VDDCPU 49 CPUCLKT1 48 CPUCLKT1 47 GND 46 VDDCPU 45 CPUCLKT2 44 CPUCLKC2 43 MULTSEL0\* 42 I REF 41 GND 40 FS2 39 48MHz\_USB/FS3\*\* 38 48MHz\_DOT PCICLK\_F0 5 6 8 GND 🗖 1\*WDEN/PCICLK0 10 11 CS950211 12 PCICLK3 13 VDDPCI 14 GND II 15 PCICLK4 II6 PCICLK5 II7 PCICLK6 = 18 39 ■ 48MHz\_USB/FS3\*\* 38 ■ 48MHz\_DOT 37 ■ AVDD48 36 ■ GND 35 ■ 3V66\_1/VCH\_CLK/FS4\*\* 34 ■ PCI\_STOP#\* 33 ■ 3V66\_0 32 ■ VDD 31 ■ GND 30 ■ SCLK 29 ■ SDATA VDD3V66 19 GND 20 3V66\_2 21 3V66\_3 22 3V66\_4 23 3V66\_5 **C** 24 \*PD# **C** 25 VDDA **C** 26 GND 🗖 27 \*Vtt\_PWRGD# 🗖 28 29 SDATA

56-Pin 300-mil SSOP & 240-mil TSSOP

- 1. These outputs have 2X drive strength.
- \* Internal Pull-up resistor of 120K to VDD
- \*\* these inputs have 120K internal pull-down to GND

#### CPUCLK 3V66 PCICLK FS2 FS4 FS3 FS1 FS0 MHz MHz MHz 66.66\* 66.66 33.33 0 0 0 0 0 0 0 0 0 1 100.00 66.66 33.33 0 0 0 1 0 200.00 66.66 33.33 0 0 0 1 1 133.33 66.66 33.33 0 0 1 0 0 100.90 67.27 33.63 0 0 1 0 1 105.00 70.00 35.00 0 0 1 1 0 109.00 72.67 36.33 0 0 1 114.00 76.00 38.00 1 1 117.00 0 1 0 0 0 78.00 39.00 127.00 72.86 0 1 0 0 1 36.43 0 1 0 1 0 130.00 74.29 37.14 0 0 1 37.89 1 1 132.50 75.71 0 1 1 0 0 205.00 70.00 35.00 0 1 1 0 1 170.00 56.67 28.33 0 1 1 1 0 60.00 30.00 180.00 0 190.00 63.33 31.67 1 1 1 1

For additional frequency selections please refer to Byte 0. \* For 950211BF version, this frequency is 166.66MHz.

#### Power Groups

**Frequency Table** 

VDDA = Analog Core PLL VDDREF = REF, Xtal AVDD48 = 48MHz

#### **General Description**

The **ICS950211** is a single chip clock solution for desktop designs using the Intel Brookdale chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system.

The **ICS950211** is part of a whole new line of ICS clock generators and buffers called TCH<sup>TM</sup> (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I<sup>2</sup>C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.

#### **Pin Description**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION	
1, 8, 14, 19, 32, 46, 50	VDD	PWR	3.3V power supply.	
2	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2.	
3 X2 OUT Crystal output, nominally 14.318MHz. Has internal lo		Crystal output, nominally 14.318MHz. Has internal load cap (33pF).		
4, 9, 15, 20, 27, 31, 36, 41, 47 GND PWR Ground pins for 3.3V supply.		Ground pins for 3.3V supply.		
24, 23, 22, 21, 33	3V66 (5:2, 0)	OUT	3.3V Fixed 66MHz clock outputs for HUB.	
7,6,5	PCICLK_F(2:0)	OUT	3.3V PCI clock output	
10	WDEN	IN	Hardware enable of watch dog circuit. Enabled when latched high.	
10	PCICLK0	OUT	3.3V PCI clock output.	
18, 17, 16, 13, 12, 11	PCICLK (6:1)	OUT	3.3V PCI clock outputs.	
25	PD#	IN Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.		
26 VDDA PWR Analog power 3.3V.		Analog power 3.3V.		
28	28 Vtt_PWRGD# IN This 3.3V LVTTL input is a level sensitive strobe used to determine when inputs are valid and are ready to be sampled (active low).		This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (4:0) inputs are valid and are ready to be sampled (active low).	
30	SCLK	IN	Clock pin for I <sup>2</sup> C circuitry 5V tolerant.	
29	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant.	
34	PCI_STOP#	IN	Halts PCICLK clocks at logic 0 level, when input low except PCICLK_F which are free running.	
35	3V66_1/VCH_CLK	OUT	3.3V output selectable through I <sup>2</sup> C to be 66MHz from internal VCO or 48MHz (non-SSC).	
	FS4	IN	Logic input frequency select bit. Input latched at power on.	
37	AVDD48	PWR	Analog power 3.3V.	
38	48MHz_DOT	OUT	3.3V Fixed 48MHz clock output for DOT.	
39	FS3	IN	Logic input frequency select bit. Input latched at power on.	
	48MHz_USB	OUT	3.3V Fixed 48MHz clock output for USB.	
42	IREF	OUT	This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current.	
43	MULTSEL0	IN	3.3V LVTTL input for selecting the current multiplier for CPU outputs	
44, 48, 51	CPUCLKC (2:0)	OUT	"Complementary" clocks of differential pair CPLL outputs. These are current	
45, 49, 52	CPUCLKT (2:0)	OUT	"True" clocks of differential pair CPLL outputs. These are current outputs and	
40, 55, 54	FS (2:0)	IN		
53	CPU_STOP#	IN	Halts CPUCLK clocks at logic 0 level, when input low except CPUCLK_F which are free running.	
56	REF	OUT	3.3V, 14.318MHz reference clock output.	



### **Maximum Allowed Current**

Condition	Max 3.3V supply consumption Max discrete cap loads, Vdd = 3.465V All static inputs = Vdd or GND
Powerdown Mode (PWRDWN# = 0)	40mA
Full Active	360mA

## Host Swing Select Functions

MULTISEL0	Board Target Trace/Term Z	Reference R, Iref = V <sub>DD</sub> /(3*Rr)	Output Current	Voh @ Z
0	50 ohms	Rr = 221 1%, Iref = 5.00mA	loh = 4* I REF	1.0V @ 50
1	50 ohms	Rr = 475 1%, Iref = 2.32mA	loh = 6* I REF	0.7V @ 50





## General I<sup>2</sup>C serial interface information

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will *acknowledge*
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
  - (see Note 2)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

In	e Operation		
Co	ntroller (Host)	ICS (Slave/Receiver)	
Т	starT bit		
Slav	e Address D2 <sub>(H)</sub>		
WR	WRite		
			ACK
Beg	inning Byte = N		
			ACK
Data	Byte Count = X		
			ACK
Begir	nning Byte N		
			ACK
	0	te (	
	0	X Byte	0
	0	0	
		0	
Byt	e N + X - 1		
			ACK
Р	stoP bit		

\*See notes on the following page. 0465E-05/17/05

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation					
	troller (Host)	IC	S (Slave/Receiver)			
Т	starT bit					
Slave	e Address D2 <sub>(H)</sub>					
WR	WRite					
			ACK			
Begi	nning Byte = N					
			ACK			
RT	Repeat starT					
Slave	e Address D3 <sub>(H)</sub>					
RD	ReaD					
		ACK				
		Data Byte Count = X				
	ACK					
			Beginning Byte N			
	ACK					
		X Byte	0			
0			0			
0			0			
	0					
			Byte N + X - 1			
N	Not acknowledge					
Р	stoP bit					



Bit						De	escriptio	n		PWD
	Bit2 FS4	Bit7 FS3	Bit6 FS2	Bit5 FS1	Bit4 FS0	CPUCLK MHz	3V66 MHz	PCICLK MHz	Spread %	
	0	0	0	0	0	66.66 <sup>2</sup>	66.66	33.33	0 to -0.5% down spread	
	0	0	0	0	1	100.00	66.66	33.33	0 to -0.5% down spread	
	0	0	0	1	0	200.00	66.66	33.33	0 to -0.5% down spread	
	0	0	0	1	1	133.33	66.66	33.33	0 to -0.5% down spread	
	0	0	1	0	0	100.90	67.27	33.63	+/-0.35% center spread	
	0	0	1	0	1	105.00	70.00	35.00	+/-0.35% center spread	
	0	0	1	1	0	109.00	72.67	36.33	+/-0.35% center spread	
	0	0	1	1	1	114.00	76.00	38.00	+/-0.35% center spread	
	0	1	0	0	0	117.00	78.00	39.00	+/-0.35% center spread	
	0	1	0	0	1	127.00	72.86	36.43	+/-0.35% center spread	
	0	1	0	1	0	130.00	74.29	37.14	+/-0.35% center spread	
	0	1	0	1	1	132.50	75.71	37.89	+/-0.35% center spread	
	0	1	1	0	0	205.00	70.00	35.00	+/-0.35% center spread	
	0	1	1	0	1	170.00	56.67	28.33	+/-0.35% center spread	
Bit	0	1	1	1	0	180.00	60.00	30.00	+/-0.35% center spread	Note 1
(2,7:4)	0	1	1	1	1	190.00	63.33	31.67	+/-0.35% center spread	
	1	0	0	0	0	133.90	66.95	33.48	+/-0.35% center spread	
	1	0	0	0	1	133.33	66.67	33.33	+/-0.35% center spread	
	1	0	0	1	0	120.00	60.00	30.00	+/-0.35% center spread	
	1	0	0	1	1	125.00	62.50	31.25	+/-0.35% center spread	
	1	0	1	0	0	134.90	67.45	33.73	+/-0.35% center spread	
	1	0	1	0	1	137.00	68.50	34.25	+/-0.35% center spread	
	1	0	1	1	0	139.00	69.50	34.75	+/-0.35% center spread	
	1	0	1	1	1	141.00	70.50	35.25	+/-0.35% center spread	
	1	1	0	0	0	143.00	71.50	35.75	+/-0.35% center spread	
	1	1	0	0	1	145.00	72.50	36.25	+/-0.35% center spread	
	1	1	0	1	0	150.00	75.00	37.50	+/-0.35% center spread	
	1	1	0	1	1	155.00	77.50	38.75	+/-0.35% center spread	
	1	1	1	0	0	160.00	80.00	40.00	+/-0.35% center spread	
	1	1	1	0	1	150.00	64.29	32.14	+/-0.35% center spread	
	1	1	1	1	0	160.00	68.57	34.29	+/-0.35% center spread	
	1	1	1	1	1	170.00	72.86	36.43	+/-0.35% center spread	
Bit 3						/ hardware / Bit 2,7:4	select, la	itched inpu	its	0
Bit 1		lorma Spread		trum e	enable					1
Bit 0						cy will be s cy will be p			uts 10 bit (4:0)	0

#### Byte 0: Functionality and frequency select register (Default=0)

#### Notes:

Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.
For 950211BF version, this frequency is 166.66MHz.



# Byte 1: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	44, 45	1	CPUT/C2
Bit6	48, 49	1	CPUT/C1
Bit5	51, 52	1	CPUT/C0
Bit4	-	Х	FS4 Read back
Bit3	-	Х	FS3 Read back
Bit2	-	Х	FS2 Read back
Bit1	-	Х	FS1 Read back
Bit0	-	Х	FS0 Read back

## Byte 2: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	-	Х	MULTSEL (Read back)
Bit6	18	1	PCICLK_6
Bit5	17	1	PCICLK_5
Bit4	16	1	PCICLK_4
Bit3	13	1	PCICLK_3
Bit2	12	1	PCICLK_2
Bit1	11	1	PCICLK_1
Bit0	10	1	PCICLK_0

## Byte 3: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	38	1	48MHZ_DOT
Bit6	39	1	48MHz_USB
Bit5	-	1	Reset gear shift detect 1 = Enable, 0 = Disable
Bit4	-	0	Async freq. control bit 0 (See Async Freq. Control Table)
Bit3	35	0	3V66_1/VCH_CLK, (default) = 66.66MHz, 1=48MHz
Bit2	7	1	PCICLK_F2
Bit1	6	1	PCICLK_F1
Bit0	5	1	PCICLK_F0

## Byte 4: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	-	1	Async. freq. control bit 1 (See Async. Freq. Control Table)
Bit 6	-	Х	Reserved
Bit 5	33	1	3V66_0
Bit 4	35	1	3V66_1/VCH_CLK
Bit 3	24	1	3V66_5
Bit 2	23	1	3V66_4
Bit 1	22	1	3V66_3
Bit 0	21	1	3V66_2

#### Notes:

1. PWD = Power on Default

 For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.



#### Asynchronous Frequency Control Table

Byte 4	Byte 3	3V66 [0:3]	PCI_F [1:2]	Note	
Bit 7	Bit 4	3000 [0.3]	PCICK [0:6]	Note	
0	0	66.01 MHz	33.005 MHz	From Fix PLL (no	
0	0	00.01 10112	33.005 MITZ	spread)	
0	1	75.44 MHz	37.72 MHz	From Fix PLL (no	
0	1	75.44 10112		spread)	
1	0	66.66 MHz	33.33 MHz	From main PLL	
1	0	00.00 1011 12	55.55 IVII IZ	(Default)	
1	1	88.01 MHz	44.005 MHz	From Fix PLL (no	
	1		44.000 IVII IZ	spread)	

# Byte 5: Programming Edge Rate (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	Х	1	CPUCLK T/C0 Free Running Control, 0=Free Running; 1=Stoppable*
Bit 6	Х	1	CPUCLK T/C1 Free Running Control, 0=Free Running; 1=Stoppable*
Bit 5	Х	1	CPUCLK T/C2 Free Running Control, 0=Free Running; 1=Stoppable*
Bit 4	Х	1	(Reserved)
Bit 3	Х	1	(Reserved)
Bit 2	Х	1	(Reserved)
Bit 1	Х	1	(Reserved)
Bit 0	Х	1	(Reserved)

\* This functionality is only available in BF version.

#### Byte 6: Vendor ID Register (1 = enable, 0 = disable)

Bit	Name	PWD	Description
Bit 7	Revision ID Bit3	Х	
Bit 6	Revision ID Bit2	Х	Revision ID values will be based on individual device's revision
Bit 5	Revision ID Bit1	Х	Revision ID values will be based on individual devices revision
Bit 4	Revision ID Bit0	Х	
Bit 3	Vendor ID Bit3	0	(Reserved)
Bit 2	Vendor ID Bit2	0	(Reserved)
Bit 1	Vendor ID Bit1	0	(Reserved)
Bit 0	Vendor ID Bit0	1	(Reserved)

#### Byte 7: Revision ID and Device ID Register

Bit	Name	PWD	Description
Bit 7	Device ID7	0	
Bit 6	Device ID6	0	
Bit 5	Device ID5	0	Device JD sectors will be been done to dividual device
Bit 4	Device ID4	0	Device ID values will be based on individual device "01H" in this case.
Bit 3	Device ID3	0	
Bit 2	Device ID2	0	
Bit 1	Device ID1	0	
Bit 0	Device ID0	1	

#### Byte 8: Byte Count Read Back Register

Bit	Name	PWD	Description
Bit 7	Byte7	0	
Bit 6	Byte6	0	
Bit 5	Byte5	0	
Bit 4	Byte4	0	Note: Writing to this register will configure byte count and how many bytes will be read back, default is $0F_{H} = 15$ bytes.
Bit 3	Byte3	1	
Bit 2	Byte2	1	
Bit 1	Byte1	1	
Bit 0	Byte0	1	

#### Byte 9: Watchdog Timer Count Register

Bit	Name	PWD	Description
Bit 7	WD7	0	
Bit 6	WD6	0	
Bit 5	WD5	0	The decimal representation of these 8 bits correspond to X •
Bit 4	WD4	0	290ms the watchdog timer will wait before it goes to alarm mode
Bit 3	WD3	1	and reset the frequency to the safe setting. Default at power up is
Bit 2	WD2	0	8 • 290ms = 2.3 seconds.
Bit 1	WD1	0	
Bit 0	WD0	0	

#### Byte 10: Programming Enable bit 8 Watchdog Control Register

Bit	Name	PWD	Description	
Bit 7	Program Enable	0	Programming Enable bit 0 = no programming. Frequencies are selected by HW latches or Byte0 1 = enable all I <sup>2</sup> C programing.	
Bit 6	WD Enable	0	Watchdog Enable bit. This bit will over write WDEN latched value. 0 = disable, 1 = Enable.	
Bit 5	WD Alarm	0	Watchdog Alarm Status 0 = normal 1= alarm status	
Bit 4	SF4	0		
Bit 3	SF3	0	Matchdog onto fraguency hits. Maiting to those hits will configure the onto	
Bit 2	SF2	0	Watchdog safe frequency bits. Writing to these bits will configure the safe	
Bit 1	SF1	0	frequency corrsponding to Byte 0 Bit 2, 7:4 table	
Bit 0	SF0	0		

#### Byte 11: VCO Frequency M Divider (Reference divider) Control Register

Bit	Name	PWD	Description
Bit 7	Ndiv 8	Х	N divider bit 8
Bit 6	Mdiv 6	Х	
Bit 5	Mdiv 5	Х	
Bit 4	Mdiv 4	Х	The decimal respresentation of Mdiv (6:0) corresposd to the
Bit 3	Mdiv 3	Х	reference divider value. Default at power up is equal to the
Bit 2	Mdiv 2	Х	latched inputs selection.
Bit 1	Mdiv 1	Х	
Bit 0	Mdiv 0	Х	



Bit	Name	PWD	Description
Bit 7	Ndiv 7	Х	
Bit 6	Ndiv 6	Х	
Bit 5	Ndiv 5	Х	The decimal representation of Ndiv (8:0) correspond to the
Bit 4	Ndiv 4	Х	VCO divider value. Default at power up is equal to the
Bit 3	Ndiv 3	Х	latched inputs selecton. Notice Ndiv 8 is located in Byte 11.
Bit 2	Ndiv 2	Х	
Bit 1	Ndiv 1	Х	
Bit 0	Ndiv 0	Х	

#### Byte 12: VCO Frequency N Divider (VCO divider) Control Register

#### Byte 13: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	SS 7	Х	
Bit 6	SS 6	Х	
Bit 5	SS 5	Х	The Spread Spectrum (12:0) bit will program the spread
Bit 4	SS 4	Х	precentage. Spread precent needs to be calculated based on the
Bit 3	SS 3	Х	VCO frequency, spreading profile, spreading amount and spread
Bit 2	SS 2	Х	frequency. Default power on is latched FS divider.
Bit 1	SS 1	Х	
Bit 0	SS 0	Х	

#### Byte 14: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	Х	Reserved
Bit 6	Reserved	Х	Reserved
Bit 5	Reserved	Х	Reserved
Bit 4	SS 12	Х	Spread Spectrum Bit 12
Bit 3	SS 11	Х	Spread Spectrum Bit 11
Bit 2	SS 10	Х	Spread Spectrum Bit 10
Bit 1	SS 9	Х	Spread Spectrum Bit 9
Bit 0	SS 8	Х	Spread Spectrum Bit 8

#### Byte 15: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	CPU Div 3	Х	
Bit 6	CPU Div 2	Х	CPU2 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to
Bit 5	CPU Div 1	Х	Table 1. Default at power up is latched FS divider.
Bit 4	CPU Div 0	Х	Table 1. Delaur at power up is laterieu i o unider.
Bit 3	CPU Div 3	Х	
Bit 2	CPU Div 2	Х	CPU [1:0] clock divider ratio can be configured via
Bit 1	CPU Div 1	Х	these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider.
Bit 0	CPU Div 0	Х	to rable 1. Delaut at power up is lateried 1.0 divider.

#### Byte 16: Output Divider Control Register

	-		
Bit	Name	PWD	Description
Bit 7	PCI Div 3	Х	
Bit 6	PCI Div 2	Х	3V66 [3:2] clock divider ratio can be configured via
Bit 5	PCI Div 1	Х	these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider.
Bit 4	PCI Div 0	Х	to table 1. Default at power up is lateried 1.0 divider.
Bit 3	3V66 Div 3	Х	
Bit 2	3V66 Div 2	Х	3V66 [1:0] clock divider ratio can be configured via these 4 bits individually. For divider selection table refer
Bit 1	3V66 Div 1	Х	to Table 1. Default at power up is latched FS divider.
Bit 0	3V66 Div 0	Х	

#### Byte 17: Output Divider Control Register

Bit	Name	PWD	Description	
DIL	INATTIE	FVVD	Description	
Bit 7	3V66_INV	Х	3V66 [3:2] Phase Inversion bit	
Bit 6	3V66_INV	Х	3V66 Phase Inversion bit	
Bit 5	CPU_INV	Х	CPUCLK2 Phase Inversion bit	
Bit 4	CPU_INV	Х	CPUCLK [1:0] Phase Inversion bit	
Bit 3	Reserved	Х		
Bit 2	Reserved	Х	3V66 [1:0] clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1.	
Bit 1	Reserved	Х	Default at power up is latched FS divider.	
Bit 0	Reserved	Х	Derault at power up is laterieu FS ulvider.	

#### Table 1

Div (3:2)	0.0	0.1	40	
Div (1:0)	00	01	10	11
00	/2	/4	/8	/16
01	/3	/6	/12	/24
10	/5	/10	/20	/40
11	/7	/14	/28	/56

#### Table 2

			-	
Div (3:2)	00	01	10	11
Div (1:0)	00	01	10	11
00	/4	/8	/16	/32
01	/3	/6	/12	/24
10	/5	/10	/20	/40
11	/7	/14	/28	/56

### Byte 18: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	CPU_Skew 1	0	These 2 bits delay the CPUCLKC/T2 with respect to
Bit 6	CPU_Skew 0	1	CPUCLKC/T (1:0) 00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 5	Reserved	0	Reserved
Bit 4	Reserved	0	Reserved
Bit 3	CPU_Skew 1	0	These 2 bits delay the CPUCLKC/T (1:0) clock with respect to CPUCLKC/T2
Bit 2	CPU_Skew 0	1	00 = 0ps $01 = 250$ ps $10 = 500$ ps $11 = 750$ ps
Bit 1	Reserved	0	Reserved
Bit 0	Reserved	0	Reserved

#### Byte 19: Group Skew Control Register

Bit	Name	PWD	Programming Sequence						
Bit 7		1		0	0	0	0	0ps	Reserved
Bit 6	These 4bits control	1		0	1	0	0	150ps	Reserved
Bit 5	CPU-3V66(3:1)	1		1	0	0	0	300ps	Reserved
Bit 4		1		1	1	0	0	450ps	Reserved
Bit 3		1		1	1	0	1	600ps	Reserved
Bit 2	These 4 bits control	1		1	1	1	0	750ps	Reserved
Bit 1	CPU-3V66_0	1		1	1	1	1	900ps	Reserved
Bit 0		1		Reserved					Reserved



#### Byte 20: Group Skew Control Register

Bit	Name	PWD	Programming Sequence						
Bit 7		1		0	0	0	0	0ps	Reserved
Bit 6	These 4bits control	1		0	1	0	0	150ps	Reserved
Bit 5	CPU-PCI(6:0)	1		1	0	0	0	300ps	Reserved
Bit 4		1		1	1	0	0	450ps	Reserved
Bit 3		1		1	1	0	1	600ps	Reserved
Bit 2	These 4 bits control	1		1	1	1	0	750ps	Reserved
Bit 1	CPU-PCIF(1:0)	1		1	1	1	1	900ps	Reserved
Bit 0		1		Reserved					Reserved

#### Byte 21: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	PCIF Slew 1	1	PCIF2(1:0) clock slew rate control bits. 01 = strong: 11 = normal; 10 = weak
Bit 6	PCIF Slew 0	0	PCIF1(1:0) clock slew rate control bits. 01 = strong: 11 = normal; 10 = weak
Bit 5	PCIF Slew 1	1	PCIF(1:0) clock slew rate control bits.
Bit 4	PCIF Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 3	3V66 (3:2)_Slew 1	1	3V66 (3:2) clock slew rate control bits.
Bit 2	3V66 (3:2)_Slew 1	0	01 = strong: 11 = normal; 10 = weak
Bit 1	3V66 (1:0)_Slew 1	1	3V66 (1:0) clock slew rate control bits.
Bit 0	3V66 (1:0)_Slew 0	0	01 = strong: 11 = normal; 10 = weak

#### Byte 22: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	REF Slew 1	1	REF clock slew rate control bits.
Bit 6	REF Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 5	PCI (6:4) Slew 1	1	PCI (6:4) clock slew rate control bits.
Bit 4	PCI (6:4) Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 3	PCI (3:1) Slew 1	1	PCI (3:1) clock slew rate control bits.
Bit 2	PCI (3:1) Slew 0	0	01 = strong: $11 = $ normal; $10 = $ weak
Bit 1	PCI0 Slew 1	1	PCI0 clock slew rate control bits.
Bit 0	PCI0 Slew 0	0	01 = strong: 11 = normal; 10 = weak

#### Byte 23: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	Х	Reserved
Bit 6	Reserved	Х	Reserved
Bit 5	VCH Slew 1	1	VCH clock slew rate control bits.
Bit 4	VCH Slew 0	0	01 = strong: 11 = normal; 10 = weakk
Bit 3	48USB Slew 1	1	48USB clock slew rate control bits.
Bit 2	48USB Slew 0	0	01 = strong: 11 = normal; 10 = weakk
Bit 1	48DOT Slew 1	1	48DOT clock slew rate control bits.
Bit 0	48DOT Slew 0	0	01 = strong: 11 = normal; 10 = weak



## **Absolute Maximum Ratings**

Supply Voltage	5.5 V
Logic Inputs	GND –0.5 V to $V_{DD}$ +0.5 V $$
Ambient Operating Temperature	0°C to +70°C
Case Temperature	115°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 70^{\circ}C$ ; Supply Voltage  $V_{DD} = 3.3 \text{ V} \pm 5\%$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		$V_{DD} + 0.3$	V
Input Low Voltage	VIL		V <sub>SS</sub> - 0.3		0.8	V
Input High Current	Ι <sub>Η</sub>	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	I <sub>IL1</sub>	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			mA
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			mA
Operating	I	C <sub>L</sub> = 0 pF; Select @ 66M			100	mA
Supply Current	DD3.30P	C <sub>L</sub> = Full load			360	mA
Power Down		IREF=2.32			25	mA
Supply Current	DD3.3PD	IREF= 5mA			45	mA
Input frequency	Fi	$V_{DD} = 3.3 V;$		14.318		MHz
Pin Inductance	$L_{pin}$				7	nH
	C <sub>IN</sub>	Logic Inputs			5	рF
Input Capacitance <sup>1</sup>	C <sub>out</sub>	Out put pin capacitance			6	рF
	C <sub>INX</sub>	X1 & X2 pins	27	36	45	рF
Transition Time <sup>1</sup>	T <sub>trans</sub>	To 1st crossing of target Freq.			3	mS
Settling Time <sup>1</sup>	Τ <sub>s</sub>	From 1st crossing to 1% target Freq.			3	mS
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3$ V to 1% target Freq.			3	mS
Delay	t <sub>PZH</sub> ,t <sub>PZH</sub>	output enable delay (all outputs)	1		10	nS
Delay	t <sub>PLZ</sub> ,t <sub>PZH</sub>	output disable delay (all outputs)	1		10	nS



### **Electrical Characteristics - CPUCLK**

 $T_{\text{A}}$  = 0 - 70°C;  $V_{\text{DD}}$  = 3.3 V +/-5%; (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Source Output Impedance	Zo	$V_{O} = V_{X}$	3000			Ω
Output High Voltage	V <sub>OH</sub>	V <sub>B</sub> = 475W ±1%; IREF = 2.32mA; I <sub>OH</sub> = 6*IREF		0.71	1.2	V
Output High Current	I <sub>OH</sub>	$V_{\rm R} = 475W \pm 1\%$ , INEF = 2.32IIIA, $I_{\rm OH} = 0$ INEF		-13.92		mA
Rise Time <sup>1</sup>	t <sub>r</sub>	V <sub>OL</sub> = 20%, V <sub>OH</sub> = 80%	175		700	ps
Differential Crossover Voltage <sup>1</sup>	V <sub>x</sub>	Note 3	45	50	55	%
Duty Cycle <sup>1</sup>	d <sub>t</sub>	V <sub>T</sub> = 50%	45	49.4	55	%
Skew <sup>1</sup> , CPU to CPU	t <sub>sk</sub>	V <sub>T</sub> = 50%		40	100	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc</sub>	$V_T = V_X$		90	150	ps

Notes:

1 - Guaranteed by design, not 100% tested in production.

### **Electrical Characteristics - PCICLK**

 $T_{A}$  = 0 - 70°C;  $V_{DD}$  = 3.3 V +/-5%;  $C_{L}$  = 10-30 pF (unless otherwise stated)

		,				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F0 <sup>1</sup>			33.33		MHz
Output Impedance	R <sub>DSN1</sub> <sup>1</sup>	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I <sub>OH1</sub>	VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	t <sub>r1</sub> 1	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$	0.5	1.52	2	ns
Fall Time	t <sub>f1</sub> 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.45	2	ns
Duty Cycle	$d_{t1}^{1}$	$V_{T} = 1.5 V$	45	51.5	55	%
Skew	t <sub>sk1</sub> 1	V <sub>T</sub> = 1.5 V		155	500	ps
Jitter	t <sub>jcyc-cyc</sub> 1	V <sub>T</sub> = 1.5 V		123	250	ps



### **Electrical Characteristics - 3V66**

 $T_A = 0 - 70^{\circ}C$ ;  $V_{DD} = 3.3 \text{ V} \pm -5\%$ ;  $C_L = 10-30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>01</sub>			66.66		MHz
Output Impedance	$R_{DSP1}^{1}$	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 1 mA			0.4	V
Output High Current	I <sub>OH1</sub>	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	t <sub>r1</sub> 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	3	2	ns
Fall Time	$t_{f1}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.3	2	ns
Duty Cycle	$d_{t1}^{1}$	V <sub>T</sub> = 1.5 V	45	52	55	%
Skew	t <sub>sk1</sub> 1	V <sub>T</sub> = 1.5 V		155	500	ps
Jitter	tjcyc-cyc <sup>1</sup>	V <sub>T</sub> = 1.5 V		150	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB

 $T_A = 0 - 70^{\circ}C$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 10-30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>0</sub> <sup>1</sup>	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$		48		MHz
Output Impedance	${\sf R}_{\sf DSN1}^{1}$	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I <sub>OH1</sub>	VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V	-29		-23	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	29		27	mA
48DOT Rise Time	$t_{r1}^{1}$	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$	0.5	0.6	1	ns
48DOT Fall Time	t <sub>f1</sub> 1	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	0.7	1	ns
VCH 48 USB Rise Time	t <sub>r</sub> 1	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$	1	1.1	2	ns
VCH 48 USB Fall Time	tf <sup>1</sup>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	1	1.2	2	ns
48 DOT to 48 USB Skew	tskew <sup>1</sup>	VT=1.5V			1	ns
Duty Cycle	$d_{t1}^{1}$	V <sub>T</sub> = 1.5 V	45	50.1	55	%
Jitter	t <sub>jcyc-cyc</sub> 1	V <sub>T</sub> = 1.5 V		130	350	ps



## **Electrical Characteristics - REF**

 $T_{\text{A}}\,{=}\,0$  - 70°C;  $V_{\text{DD}}\,{=}\,3.3$  V +/-5%;  $C_{\text{L}}\,{=}10{\text{-}}20$  pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>01</sub>					MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I <sub>OH1</sub>	VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V	-29		-23	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	29		27	mA
Rise Time	t <sub>r1</sub> 1	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$	1		4	ns
Fall Time	$t_{f1}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	1		4	ns
Duty Cycle	d <sub>t1</sub> 1	$V_{T} = 1.5 V$	45	53	55	%
Jitter	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V			500	ps



# Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



#### Un-Buffered Mode 3V66 & PCI Phase Relationship

All 3V66 clocks are to be in pphase with each other. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.



### Group Skews at Common Transition Edges: (Un-Buffered Mode)

GROUP	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
3V66	3V66	3V66 pin to pin skew	0	155	500	ps
PCI	PCI	PCI_F and PCI pin to pin skew	0	302	500	ps
3V66 to PCI	S <sub>3V66-PCI</sub>	3V66 leads 33MHz PCI	1.5	1.7	3.5	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.


#### **PD# Functionality**

CPU_STOP#	CPUT	CPUC	3V66	66MHz_OUT	PCICLK_F PCICLK	PCICLK	USB/DOT 48MHz
1	Normal	Normal	66MHz	66MHz_IN	66MHz_IN	66MHz_IN	48MHz
0	iref * Mult	Float	Low	Low	Low	Low	Low



#### PCI\_STOP# - Assertion (transition from logic "1" to logic "0")


The impact of asserting the PCI\_STOP# signal will be the following. All PCI[6:0] and stoppable PCI\_F[2,0] clocks will latch low in their next high to low transition. The PCI\_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising edge.



#### CPU\_STOP# - Assertion (transition from logic "1" to logic "0")

The impact of asserting the CPU\_STOP# pin is all CPU outputs that are set in the  $I^2C$  configuration to be stoppable via assertion of CPU\_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.


#### Assertion of CPU\_STOP# Waveforms



#### **CPU\_STOP#** Functionality

CPU_STOP#	CPUT	CPUC
1	Normal	Normal
0	iref * Mult	Float





300 mil SSOP Package

	In Millir	neters	In Inches		
SYMBOL	COMMON D	MENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
А	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 E	BASIC	0.025 BASIC		
h	0.38	0.64	.015	.025	
L	0.50	1.02	.020	.040	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	

#### VARIATIONS

Ν	D mm.		D (inch)		
IN	MIN	MAX	MIN	MAX	
56	18.31	18.55	.720	.730	

Reference Doc.: JEDEC Publication 95, MO-118

10-0034


## **Ordering Information**

### ICS950211<sub>2</sub>FLF-T

Example:







56-Lead 6.10 mm. Body	, 0.50 mm. Pitch TSSOP
(240 mil)	(20 mil)

	In Millin	neters	In Inches		
SYMBOL	COMMON DI	MENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
А		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	8.10 B	ASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 B	ASIC	0.020 BASIC		
L	0.45	0.75	.018	.030	
Ν	SEE VARIATIONS		SEE VARIATIONS		
а	0°	8°	0°	8°	
aaa		0.10		.004	

#### VARIATIONS

N	D mm.		D (inch)		
N	MIN	MAX	MIN	MAX	
56	13.90	14.10	.547	.555	

240 mil TSSOP Package

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

## **Ordering Information**







## **Revision History**

Rev.	Issue Date	Description	Page #
		1. Updated Description on Byte 13.	
Е	5/17/2005	2. Updated LF Ordering Information from "Lead Free" to "RoHS Compliant".	9,19-20