

1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

FEATURES

- Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval: *Refresh Mode*: 1,024 cycles /16 ms <u>RAS</u> Only <u>CAS</u> before <u>RAS</u> (CRR)
- RAS-Only, CAS-before-RAS (CBR), and Hidden Self refresh Mode 1,024 cycles / 128ms
- JEDEC standard pinout
- Single power supply: 5V ± 10% (IS41C16100S) 3.3V ± 10% (IS41LV16100S)
- Byte Write and Byte Read operation via two CAS
- Industrail Temperature Range -40°C to 85°C

DESCRIPTION

The *ICSI* IS41C16100S and IS41LV16100S are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16100S ideal for use in 16-, 32-bit wide data bus systems.

These features make the IS41C16100Sand IS41LV16100S ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C16100S and IS41LV16100S are packaged in a 42-pin 400mil SOJ and 400mil 50- (44-) pin TSOP-2.

EΥ	TIMING	PARAMETERS	
			-

Parameter	-45 ⁽¹⁾	-50	-60	Unit
Max. RAS Access Time (trac)	45	50	60	ns
Max. CAS Access Time (tcac)	11	13	15	ns
Max. Column Address Access Time (tAA)	22	25	30	ns
Min. EDO Page Mode Cycle Time (tPc)	16	20	25	ns
Min. Read/Write Cycle Time (tRc)	77	84	104	ns

PIN CONFIGURATIONS 50(44)-Pin TSOP II

. ,					
VCC [] I/O1 [] I/O2 [] I/O3 [] VCC [] I/O4 [] I/O5 [] I/O6 [] VO7 []	1 ● 2 3 4 5 6 7 8 9 10	50 GN 49 1/0 48 1/0 47 1/0 46 1/0 45 GN 44 1/0 43 1/0 43 1/0 43 1/0 41 1/0	15 14 13 12 D 11 10 9	VCC [/00 [/01 [/02 [/03 [/04 [/05 [/06 [1 • 2 3 4 5 6 7 8 9
VCC [[] /O4 [[] /O5 [[]	6 7 8	45 GN 44 1/0 43 //0	D 11 10 9 3 3	I/O3 [VCC [I/O4 [I/O5 [5 6 7 8

42-Pin SOJ

	42 GND
1/00 2	41 1/015
	40 1/014
1/02 4	39 🗍 1/013
I/O3 🛛 5	38 🗍 1/012
	37 🗍 GND
1/04 🛛 7	36 🗍 1/011
I/O5 🛛 8	35 🗍 1/O10
I/O6 🛛 9	34 🗍 1/09
I/O7 🚺 10	33 🗍 1/08
NC 🛛 11	32 🗍 NC
NC 🛛 12	31 🛛 LCAS
WE 🛛 13	
RAS [14	29 🛛 OE
NC 🛛 15	28 🛛 A9
NC 🗌 16	27 🗋 A8
A0 🚺 17	26 🛛 A7
A1 🗌 18	25 🗖 A6
A2 🚺 19	24 🛛 A5
A3 🗌 20	23 🛛 A4
VCC 21	22 🗍 GND

PIN DESCRIPTIONS

Note:


1. 45 ns Only for Vcc = 3.3V.

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

Function		RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Н	Х	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Write)		L	L	L	L	Х	ROW/COL	DIN
Write: Lower Byte (Early V	Write)	L	L	Н	L	Х	ROW/COL	Lower Byte, Dın Upper Byte, High-Z
Write: Upper Byte (Early V	Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, Dın
Read-Write ^(1,2)		L	L	L	H→L	$L \rightarrow H$	ROW/COL	Dout, Din
EDO Page-Mode Read ⁽²⁾	1st Cycle:	L	H→L	H→L	Н	L	ROW/COL	Dout
	2nd Cycle:	L	H→L	H→L	Н	L	NA/COL	Dout
	Any Cycle:	L	$L \rightarrow H$	$L \rightarrow H$	Н	L	NA/NA	Dout
EDO Page-Mode Write ⁽¹⁾	1st Cycle:	L	$H \rightarrow L$	H→L	L	Х	ROW/COL	DIN
	2nd Cycle:	L	H→L	H→L	L	Х	NA/COL	DIN
EDO Page-Mode ^(1,2)	1st Cycle:	L	H→L	H→L	H→L	$L \rightarrow H$	ROW/COL	Dout, Din
Read-Write	2nd Cycle:	L	$H \rightarrow L$	$H \rightarrow L$	$H \rightarrow L$	$L{\rightarrow}H$	NA/COL	Dout, Din
Hidden Refresh	Read ⁽²⁾	→H→L	L	L	Н	L	ROW/COL	Dout
	Write ^(1,3) L	_→H→L	L	L	L	Х	ROW/COL	Dout
RAS-Only Refresh		L	Н	Н	Х	Х	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		H→L	L	L	Х	Х	Х	High-Z

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 EARLY WRITE only.
 At least one of the two CAS signals must be active (LCAS or UCAS).



Functional Description

The IS41C16100S and IS41LV16100S is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first ten bits and CAS is used the latter ten bits.

The IS41C16100S and IS41LV16100S has two \overline{CAS} controls, \overline{LCAS} and \overline{UCAS} . The \overline{LCAS} and \overline{UCAS} inputs internally generates a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 1M x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{LCAS} controls I/O0 through I/O7 and \overline{UCAS} controls I/O8 through I/O15.

The IS41C16100S and IS41LV16100S CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IS41C16100S and IS41LV16100S both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring \overline{RAS} LOW and it is terminated by returning both \overline{RAS} and \overline{CAS} HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum trast time has expired. A new cycle must not be initiated until the minimum precharge time trap, tcp has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tAR. Data Out becomes valid only when tRAC, tAA, tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs first.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 10-bit counter provides the row

addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Self Refresh Cycle

The Self Refresh allows the user a dynamic refresh, data retention mode at the extended refresh period of 128 ms. i.e., $125 \,\mu s$ per row when using distributed CBR refreshes. The feature also allows the user the choice of a fully static, low power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS LOW for the specified tRAS.

The Self Refresh mode is terminated by driving \overline{RAS} HIGH for a minimum time of t_{RP}. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS-only or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

Extended Data Out Page Mode

EDO page mode operation permits all 1,024 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

In EDO page mode, due to the extended data function, the \overline{CAS} cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one \overline{RAS} cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

After application of the Vcc supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that \overline{RAS} track with Vcc or be held at a valid VIH to avoid current surges.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
Vт	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	–0.5 to +4.6	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	–0.5 to +4.6	
Ιουτ	Output Current		50	mA
PD	Power Dissipation		1	W
ΤΑ	Commercial Operation Temperature		0 to +70	°C
	Industrial Operationg Temperature		-40 to +85	°C
Tstg	Storage Temperature		-55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
VIH	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0	—	Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0	_	0.8	V
		3.3V	-0.3	—	0.8	
TA	Commercial Ambient Temperature		0	_	70	°C
	Industrial Ambient Temperature		-40	—	85	°C

CAPACITANCE^(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz.



ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lı∟	Input Leakage Current	Any input $0V < V_{IN} < V_{CC}$ Other inputs not under test = $0V$		-5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V < Vout < Vcc		-5	5	μA
Vон	Output High Voltage Level	Іон = –5.0 mA (5V) Іон = –2.0 mA (3.3V)		2.4	_	V
Vol	Output Low Voltage Level	Io∟ = 4.2 mA (5V) Io∟ = 2.0 mA (3.3V)		-	0.4	V
Icc1	Standby Current: TTL	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge V_{IH}$ Commerical	5V	_	2	mA
			3.3V	_	1	
		Extended	5V	_	3	mA
			3.3V	—	2	
Icc2	Standby Current: CMOS	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge Vcc - 0.2V$	5V	_	1	mA
			3.3V	—	0.5	
Іссз	Operating Current:	RAS, LCAS, UCAS,	-45	_	190	mA
	Random Read/Write ^(2,3,4)	Address Cycling, trc = trc (min.)	-50	_	160	
	Average Power Supply Current		-60	—	145	
Icc4	Operating Current:	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$	-45		100	mA
	EDO Page Mode ^(2,3,4)	Cycling tPc = tPc (min.)	-50	_	90	
	Average Power Supply Current		-60	—	80	
Icc5	Refresh Current:	$\overline{\text{RAS}}$ Cycling, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}} \ge V_{\text{IH}}$	-45	_	180	mA
	RAS-Only ^(2,3)	tRc = tRc (min.)	-50	_	160	
	Average Power Supply Current		-60	_	145	
Icc6	Refresh Current:	RAS, LCAS, UCAS Cycling	-45	_	180	mA
	CBR ^(2,3,5)	tRC = tRC (min.)	-50	_	160	
	Average Power Supply Current		-60	—	145	
lccs	Self Refresh Current	Self Refresh mode	_	_	300	μA

Notes:

An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
 Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each EDO page cycle.

5. Enables on-chip refresh and address counters.

6. Iccs is sampled only not 100% tested.



(Recommended Operating Conditions unless otherwise noted.)

			-45		-50		-60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	77	_	84	_	104	_	ns
t RAC	Access Time from RAS ^(6, 7)	_	45	_	50	—	60	ns
tcac	Access Time from CAS ^(6, 8, 15)	_	11	_	13	_	15	ns
taa	Access Time from Column-Address ⁽⁶⁾	_	22	_	25	_	30	ns
tras	RAS Pulse Width	45	10K	50	10K	60	10K	ns
trp	RAS Precharge Time	28		30	_	40	_	ns
tcas	CAS Pulse Width ⁽²⁶⁾	7	10K	8	10K	10	10K	ns
tCP	CAS Precharge Time ^(9, 25)	7	_	9	_	9	_	ns
tcsн	CAS Hold Time ⁽²¹⁾	35	_	38	_	40	_	ns
trcd	RAS to CAS Delay Time ^(10, 20)	10	34	12	37	14	45	ns
tasr	Row-Address Setup Time	0	_	0	_	0	_	ns
traн	Row-Address Hold Time	6	_	8	_	10	_	ns
tasc	Column-Address Setup Time ⁽²⁰⁾	0	_	0	_	0	_	ns
tсан	Column-Address Hold Time ⁽²⁰⁾	6	_	8	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	30	_	30	_	40	_	ns
trad	RAS to Column-Address Delay Time ⁽¹¹⁾	8	23	10	25	12	30	ns
t RAL	Column-Address to RAS Lead Time	23	_	25	—	30	—	ns
t RPC	RAS to CAS Precharge Time	5		5	_	5	_	ns
trsн	RAS Hold Time ⁽²⁷⁾	6	_	8	_	10	_	ns
t RHCP	RAS Hold Time from CAS Precharge	37	_	37	_	37	_	ns
tcLz	CAS to Output in Low-Z ^(15, 29)	0	_	0	_	0	_	ns
tCRP	CAS to RAS Precharge Time ⁽²¹⁾	5	_	5	_	5	_	ns
top	Output Disable Time ^(19, 28, 29)	3	13	3	15	3	15	ns
toe	Output Enable Time ^(15, 16)	_	11	_	13	_	15	ns
toed	Output Enable Data Delay (Write)	20	_	20	_	20	_	ns
tоенс	OE HIGH Hold Time from CAS HIGH	5	_	5	_	5	_	ns
toep	OE HIGH Pulse Width	10		10	_	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	5	_	ns
trcs	Read Command Setup Time ^(17, 20)	0	_	0	_	0	_	ns
trrн	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	—	0	_	ns
tясн	Read Command Hold Time (referenced to CAS) ^(12, 17, 21)	0	_	0	_	0	_	ns
twcн	Write Command Hold Time ^(17, 27)	6	_	8	_	10	_	ns
twcr	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	40	—	40	_	50	—	ns
twp	Write Command Pulse Width ⁽¹⁷⁾	6	_	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	10	_	10	_	10	_	ns
trwL	Write Command to RAS Lead Time ⁽¹⁷⁾	11	_	13	_	15	_	ns
tcw∟	Write Command to CAS Lead Time ^(17, 21)	6	_	8	_	10	_	ns
twcs	Write Command Setup Time ^(14, 17, 20)	0	_	0	_	0	_	ns
t DHR	Data-in Hold Time (referenced to RAS)	39	_	39	_	39	_	ns





AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-4	45	-50		-60			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	—	15	_	15	_	ns	
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	6	—	8	—	10	_	ns	
tos	Data-In Setup Time ^(15, 22)	0	—	0	—	0	_	ns	
tDH	Data-In Hold Time ^(15, 22)	6	_	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	95	_	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	55	_	64	_	77	_	ns	
tcwp	CAS to WE Delay Time ^(14, 20)	21	_	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time ⁽¹⁴⁾	32	_	39	_	47	_	ns	
tPC	EDO Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	16	_	20	_	25	_	ns	
trasp	RAS Pulse Width in EDO Page Mode	45	100K	50	100K	60	100K	ns	
t CPA	Access Time from CAS Precharge ⁽¹⁵⁾	_	27	_	30	_	35	ns	
t PRWC	EDO Page Mode READ-WRITE Cycle Time ⁽²⁴⁾	51	_	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS ^(13,15,19, 29)	1.6	11	1.6	12	1.6	15	ns	
twнz	Output Disable Delay from WE	3	10	3	10	3	10	ns	
tс∟сн	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	8	_	10	_	10	_	ns	
tcsr	CAS Setup Time (CBR REFRESH) ^(30, 20)	5	_	5	_	5	_	ns	
t CHR	CAS Hold Time (CBR REFRESH) ^(30, 21)	8	_	8	_	10	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	—	0	_	0	_	ns	
tref	Auto Refresh Period (1,024 Cycles)	_	16	_	16	_	16	ms	
tref	Self Refresh Period (1,024 Cycles)	_	128	_	128	_	128	ms	
tτ	Transition Time (Rise or Fall) ^(2, 3)	1	50	1	50	1	50	ns	

AC TEST CONDITIONS

Output load:

Two TTL Loads and 50 pF (Vcc = $5.0V \pm 10\%$)

One TTL Load and 50 pF (Vcc = 3.3V $\pm 10\%)$

Input timing reference levels: $V_{IH} = 2.4V$, $V_{IL} = 0.8V$ (Vcc = 5.0V ±10%); $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ (Vcc = 3.3V ±10%)

Output timing reference levels: VOH = 2.0V, VOL = 0.8V ($Vcc = 5V \pm 10\%$, $3.3V \pm 10\%$)




Notes:

- 1. An initial pause of 200 μ s is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- V_I (MIN) and V_I (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V_I and V_I (or between V_I and V_I) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{H}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD > tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
- 12. Either tRCH or tRRH must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VoH or VoL.
- 14. twcs, tRWD, tAWD and tcWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs > twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD > tRWD (MIN), tAWD > tAWD (MIN) and tcWD > tcWD (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
 During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE
- WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as $\overline{\text{WE}}$ going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once toD or tOFF occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's last rising $\chi \overline{CAS}$ edge.
- 25. Last rising $\chi \overline{CAS}$ edge to first falling $\chi \overline{CAS}$ edge.
- 26. Each $\chi \overline{CAS}$ must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



READ CYCLE




Note:

1. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




EARLY WRITE CYCLE (OE = DON'T CARE)






READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE READ CYCLE




Note:

1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.




EDO-PAGE-MODE EARLY-WRITE CYCLE





EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)




Note:

1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.





EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)






AC WAVEFORMS






RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE⁽¹⁾ (\overline{WE} = HIGH; \overline{OE} = LOW)




Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$. 2. toFF is referenced from rising edge of RAS or CAS, whichever occurs last.



SELF REFRESH CYCLE (Addresses : \overline{WE} and \overline{OE} = DON'T CARE)



TIMING PARAMETERS

	-45		-50		-60		
Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Units
tсно	8	_	8	_	10	_	ns
tCP	7	_	9	_	9	_	ns
tcsr	5	—	5	—	5	—	ns
trass	100	_	100	_	100	_	μs
trp	28	_	30	_	40	_	ns
trps	77	_	84	_	104	_	ns
tRPC	5	_	5	_	5	_	ns

ORDERING INFORMATION: 5V Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
45	IS41C16100S-45K	400mil SOJ
	IS41C16100S-45T	400mil TSOP-2
50	IS41C16100S-50K	400mil SOJ
	IS41C16100S-50T	400mil TSOP-2
60	IS41C16100S-60K	400mil SOJ
	IS41C16100S-60T	400mil TSOP-2

ORDERING INFORMATION: 5V

Industrial Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
45	IS41C16100S-45KI	400mil SOJ
	IS41C16100S-45TI	400mil TSOP-2
50	IS41C16100S-50KI	400mil SOJ
	IS41C16100S-50TI	400mil TSOP-2
60	IS41C16100S-60KI	400mil SOJ
	IS41C16100S-60TI	400mil TSOP-2



ORDERING INFORMATION: 3.3V Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
45	IS41LV16100S-45K	400mil SOJ
	IS41LV16100S-45T	400mil TSOP-2
50	IS41LV16100S-50K	400mil SOJ
	IS41LV16100S-50T	400mil TSOP-2
60	IS41LV16100S-60K	400mil SOJ
	IS41LV16100S-60T	400mil TSOP-2

ORDERING INFORMATION: 3.3V

Industrial Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
45	IS41LV16100S-45KI	400mil SOJ
	IS41LV16100S-45TI	400mil TSOP-2
50	IS41LV16100S-50KI	400mil SOJ
	IS41LV16100S-50TI	400mil TSOP-2
60	IS41LV16100S-60KI	400mil SOJ
	IS41LV16100S-60TI	400mil TSOP-2



Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

> BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5[™] ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw