

#### **Document Title**

4Mx4 bit Dynamic RAM with Fast Page Mode

#### **Revision History**

Revision No	History	Draft Date	<u>Remark</u>
0A	Initial Draft	June 10,2001	Preliminary
0B	add Industrial grade parts	October 17,2002	

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



# 4M x 4 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

## FEATURES

- Fast Page Mode Access Cycle
- TTL compatible inputs and outputs
- Refresh Interval:
  - -- 2,048 cycles/32 ms
  - -- 4,096 cycles/64 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- Single power supply: 5V ± 10% or 3.3V ± 10%
- Byte Write and Byte Read operation via
- two CAS

## **PRODUCT SERIES OVERVIEW**

Part No.	Refresh	Voltage
IS41C44052	2K	<b>5/1</b> 0%
IS41C44054	4K	5410%
IS41LV44052	2K	3.3V ± 10%
IS41LV44054	4K	3.3V ± 10%

## PIN CONFIGURATION 24 (26) Pin SOJ, TSOP-2

VCC		24 🗍 GND
I/O0	2	23 🗍 1/O3
I/O1	3	22 🗍 1/O2
WE	4	21 🗍 CAS
RAS	5	20 🗍 🗖
*A11(NC)	6	19 🗌 A9
A10	7	18 🗖 A8
A0	8	17 🗖 A7
A1	9	16 🗖 A6
A2	10	15 🗌 A5
A3	11	14 🗖 A4
VCC	12	13 🗍 GND
	L	

### DESCRIPTION

The ICSI 4405x Series is a 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory. The Fast Page Mode allows 2,048 or 4096 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.

These features make the 4405x Series ideally suited for highbandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The 4405x Series is packaged in a 24-pin 300mil SOJ and a 24 pin TSOP-2

## **KEY TIMING PARAMETERS**

Parameter	-50	-60	) Unit
RAS Access Time (trac)	05	6	ns
CAS Access Time (tcac)	13	15	ns
Column Address Access Time (tAA)	Б	30	ns
Fast Page Mode Cycle Time (tpc)	Ð	25	ns
Read/Write Cycle Time (trc)	8	104	ns

## **PIN DESCRIPTIONS**


A0-A11	Address Inputs (4K Refresh)
A0-A10	Address Inputs (2K Refresh)
I/O0-3	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Øc	Power
GND	Ground
NC	No Connection

#### \* A11 is NC for 2K Refresh devices.

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



## FUNCTIONAL BLOCK DIAGRAM



#### **TRUTH TABLE**

Function		RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Х	Х	Х	High-Z
Read		L	L	Н	L	ROW/COL	Dout
Write: Word (Early Write)		L	L	L	Х	ROW/COL	Din
Read-Write		L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh	Read	$L \rightarrow H \rightarrow L$	L	Н	L	ROW/COL	Dout
	Write <sup>(1)</sup>	$L \rightarrow H \rightarrow L$	L	L	Х	ROW/COL	Dout
RAS-Only Refresh		L	Н	Х	Х	ROW/NA	High-Z
CBR Refresh		H→L	L	Х	Х	Х	High-Z

Note:

1. EARLY WRITE only.



#### **Functional Description**

The IC41C4405x and IC41LV4405x are CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 or 12 address bits. These are entered 11 bits (A0-A10) at a time for the 2K refresh device or 12 bits (A0-A11) at a time for the 4K refresh device. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter ten bits.

#### **Memory Cycle**

A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum trast time has expired. A new cycle must not be initiated until the minimum precharge time trap, tcp has elapsed.

#### **Read Cycle**

A read cycle is initiated by the falling edge of  $\overline{CAS}$  or  $\overline{OE}$ , whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, tcac and toEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

#### Write Cycle

A write cycle is initiated by the falling edge of  $\overline{CAS}$  and  $\overline{WE}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.

## **Refresh Cycle**

To retain data, 2,048 refresh cycles are required in each 32 ms period, or 4,096 refresh cycles are required in each 64ms period. There are two ways to refresh the memory:

- By clocking each of the 2,048 row addresses (A0 through A10) or 4096 row addresses (A0 through A11) with RAS at least once every 32 ms or 64ms respectively. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 11(12)-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

#### Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that  $\overline{RAS}$  track with Vcc or be held at a valid VIH to avoid current surges.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameters		Rating	Unit
Vт	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	–0.5 to +4.6	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	–0.5 to +4.6	
Ιουτ	Output Current		50	mA
PD	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
	Industrial Operation Temperature		-40 to +85	°C
Tstg	Storage Temperature		-55 to +125	°C

#### Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **RECOMMENDED OPERATING CONDITIONS** (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
Vih	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0	_	Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0	_	0.8	V
		3.3V	-0.3	_	0.8	
ТА	Commercial Ambient Temperature		0	_	70	°C
	Industrial Operation Temperature		-40	_	85	°C

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A10(A11)	5	pF
CIN2	Input Capacitance: RAS, CAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O3	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz.



#### ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lil	Input Leakage Current	Any input 0V < VIN < Vcc Other inputs not under test = 0V		-5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V < Vout < Vcc		-5	5	μA
Vон	Output High Voltage Level	$I_{OH} = -5.0 \text{ mA with Vcc}=5V$ $I_{OH} = -2.0 \text{ mA with Vcc}=3.3V$		2.4	-	V
Vol	Output Low Voltage Level	$I_{OL} = 4.2 \text{ mA with Vcc}=5V$ $I_{OL} = 2 \text{ mA with Vcc}=3.3V$		_	0.4	V
Icc1	Standby Current: TTL	RAS, CAS – VIH	5V 3.3V	_	2 0.5	mA
Icc2	Standby Current: CMOS	$\overline{\text{RAS}}, \overline{\text{CAS}} > \text{Vcc} - 0.2\text{V}$	5V 3.3V	_	1 0.5	mA
Іссз	Operating Current: Random Read/Write <sup>(2,3,4)</sup> Average Power Supply Current	RAS, CAS,Address Cycling, trc = trc (min.)	-50 -60	_	120 110	mA
lcc4	Operating Current: Fast Page Mode <sup>(2,3,4)</sup> Average Power Supply Current	$\overline{RAS} = VIL, \overline{CAS} > VIH$ trc = trc (min.)	-50 -60	_	90 80	mA
lcc5	Refresh Current: RAS-Only <sup>(2,3)</sup> Average Power Supply Current	RASCycling,CAS> VIHtRC = tRC (min.)	-50 -60	_	120 110	mA
Icc6	Refresh Current: CBR <sup>(2,3,5)</sup> Average Power Supply Current	RAS, CAS Cyclingtrc = trc (min.)	-50 -60	_	120 110	mA

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each Fast page cycle.

5. Enables on-chip refresh and address counters.

#### AC CHARACTERISTICS<sup>(1,2,3,4,5,6)</sup>

(Recommended Operating Conditions unless otherwise noted.)

			50		50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84	-	104	-	ns
<b>t</b> RAC	Access Time from RAS <sup>(6, 7)</sup>	_	50	-	60	ns
tcac	Access Time from CAS <sup>(6, 8, 15)</sup>	_	13	-	15	ns
taa	Access Time from Column-Address <sup>(6)</sup>	_	25	-	30	ns
<b>t</b> RAS	RAS Pulse Width	50	10K	60	10K	ns
<b>t</b> RP	RAS Precharge Time	30	—	40	_	ns
tcas	CAS Pulse Width <sup>(23)</sup>	8	10K	10	10K	ns
<b>t</b> CP	CAS Precharge Time <sup>(9)</sup>	9	_	9	_	ns
tcsн	CAS Hold Time <sup>(21)</sup>	38	—	40	_	ns
trcd	RAS to CAS Delay Time <sup>(10, 20)</sup>	12	37	14	45	ns
tasr	Row-Address Setup Time	0	_	0	-	ns
<b>t</b> rah	Row-Address Hold Time	8	_	10	-	ns
tasc	Column-Address Setup Time <sup>(20)</sup>	0	_	0	-	ns
tсан	Column-Address Hold Time <sup>(20)</sup>	8	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	30	_	40	_	ns
<b>t</b> RAD	RAS to Column-Address Delay Time <sup>(11)</sup>	10	25	12	30	ns
<b>t</b> RAL	Column-Address to RAS Lead Time	25	_	30	_	ns
<b>t</b> RPC	RAS to CAS Precharge Time	5	_	5	_	ns
trsн	RAS Hold Time	8	_	10	_	ns
<b>t</b> RHCP	RAS Hold Time from CAS Precharge	30	_	35	_	ns
tcLz	CAS to Output in Low-Z <sup>(15, 24)</sup>	0	_	0	_	ns
<b>t</b> CRP	CAS to RAS Precharge Time <sup>(21)</sup>	5	_	5	_	ns
top	Output Disable Time <sup>(19, 24)</sup>	3	15	3	15	ns
toe	Output Enable Time <sup>(15, 16)</sup>	_	12	_	15	ns
<b>t</b> OED	Output Enable Data Delay (Write)	12	_	15	_	ns
tоенс	OE HIGH Hold Time from CAS HIGH	5	_	5	_	ns
<b>t</b> OEP	OE HIGH Pulse Width	10	_	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
trcs	Read Command Setup Time <sup>(17, 20)</sup>	0	_	0	_	ns
trrh	Read Command Hold Time (referenced to RAS) <sup>(12)</sup>	0	_	0	-	ns
trch	Read Command Hold Time (referenced to CAS) <sup>(12, 17, 21)</sup>	0	_	0	_	ns
twcн	Write Command Hold Time <sup>(17)</sup>	8	_	10	_	ns
twcr	Write Command Hold Time (referenced to RAS) <sup>(17)</sup>	40	-	50	_	ns
twp	Write Command Pulse Width <sup>(17)</sup>	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	7	_	7	_	ns
tRWL	Write Command to RAS Lead Time <sup>(17)</sup>	13	_	15	_	ns
tcwL	Write Command to CAS Lead Time <sup>(17, 21)</sup>	8	_	10	_	ns
twcs	Write Command Setup Time <sup>(14, 17, 20)</sup>	0	_	0	_	ns
tDHR	Data-in Hold Time (referenced to RAS)	39	_	39		ns





#### AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-(	60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle		-	15	-	ns	
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle <sup>(18)</sup>	8	-	10	-	ns	
tos	Data-In Setup Time <sup>(15, 22)</sup>	0	_	0	_	ns	
tdн	Data-In Hold Time <sup>(15, 22)</sup>	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle <sup>(14)</sup>	64	-	77	-	ns	
tcwp	CAS to WE Delay Time <sup>(14, 20)</sup>	26	_	32	-	ns	
tawd	Column-Address to WE Delay Time <sup>(14)</sup>	39	_	47	_	ns	
<b>t</b> PC	Fast Page Mode READ or WRITE Cycle Time	20	-	25	-	ns	
<b>t</b> RASP	RAS Pulse Width	50	100K	60	100K	ns	
<b>t</b> CPA	Access Time from CAS Precharge <sup>(15)</sup>	_	30	_	35	ns	
<b>t</b> PRWC	READ-WRITE Cycle Time	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS <sup>(13,15,19, 24)</sup>	0	12	0	15	ns	
twнz	Output Disable Delay from WE	3	10	3	10	ns	
tcsr	CAS Setup Time (CBR REFRESH) <sup>(20, 25)</sup>	5	-	5	_	ns	
<b>t</b> CHR	CAS Hold Time (CBR REFRESH) <sup>(21, 25)</sup>	8	_	10	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	-	ns	
<b>t</b> REF	Auto Refresh Period 2,048 Cycles	_	32	_	32	ms	
	4,096 Cycles	_	64	_	64		
t⊤	Transition Time (Rise or Fall) <sup>(2, 3)</sup>	1	50	1	50	ns	

#### AC TEST CONDITIONS

Output load: Two TTL Loads and 50 pF (Vcc = 5.0V + 10%)

One TTL Load and 50 pF (Vcc = 3.3V + 10%)

Input timing reference levels:	$V_{IH} = 2.4V, V_{IL} = 0.8V (V_{CC} = 5.0V + 10\%)$
	VIH = 2.4V, VIL = 0.8V (Vcc = 3.3V + 10%)

Output timing reference levels: VOH = 2.0V, VOL = 0.8V (Vcc = 5.0V + 10%, 3.3V + 10%)




#### Notes:

- 1. An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in <u>a monotonic manner</u>.
- 4. If  $\overline{CAS}$  and  $\overline{RAS}$  = VIH, data output is High-Z.
- 5. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD > tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trch or trrh must be satisfied for a READ cycle.
- 13. toFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs > twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb > trwb (MIN), tawb > tawb (MIN) and tcwb > tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to ViH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as  $\overline{\text{WE}}$  going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or topp occur.
- 20. Determined by falling edge of  $\overline{CAS}$ .
- 21. Determined by rising edge of  $\overline{CAS}$ .
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. CAS must meet minimum pulse width.
- 24. The 3 ns minimum is a parameter guaranteed by design.
- 25. Enables on-chip refresh and address counters.




### FAST-PAGE-MODE READ CYCLE






#### FAST PAGE MODE READ-MODIFY-WRITE CYCLE






#### **FAST-PAGE-MODE EARLY WRITE CYCLE** (OE = DON'T CARE)






#### FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






### FAST PAGE MODE EARLY WRITE CYCLE






#### AC WAVEFORMS

**READ CYCLE** (With WE-Controlled Disable)




## **RAS-ONLY REFRESH CYCLE** ( $\overline{OE}$ , $\overline{WE}$ = DON'T CARE)






# $\overline{\textbf{CBR}} \textbf{ REFRESH CYCLE} (Addresses; \overline{\textbf{WE}}, \overline{\textbf{OE}} = \textbf{DON'T CARE})$



## **HIDDEN REFRESH CYCLE**<sup>(1)</sup> ( $\overline{WE}$ = HIGH; $\overline{OE}$ = LOW)





# ORDERING INFORMATION

## Commercial Range: 0°C to 70°C

## Voltage: 5V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41C44052-50J	2K	300mil SOJ
50	IC41C44052-50T	2K	300mil TSOP-2
60	IC41C44052-60J	2K	300-mil SOJ
60	IC41C44052-60T	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package
50	IC41C44054-50J	4K	300mil SOJ
50	IC41C44054-50T	4K	300mil TSOP-2
60	IC41C44054-60J	4K	300mil SOJ
60	IC41C44054-60T	4K	300mil TSOP-2

#### Voltage: 3.3V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44052-50J	2K	300mil SOJ
50	IC41LV44052-50T	2K	300mil TSOP-2
60	IC41LV44052-60J	2K	300mil SOJ
60	IC41LV44052-60T	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44054-50J	4K	300mil SOJ
50	IC41LV44054-50T	4K	300mil TSOP-2
60	IC41LV44054-60J	4K	300mil SOJ
60	IC41LV44054-60T	4K	300mil TSOP-2



## Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>™</sup> ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw



#### ORDERING INFORMATION

Industrial Range: -40°C to 85°C

#### Voltage: 5V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41C44052-50JI	2K	300mil SOJ
50	IC41C44052-50TI	2K	300mil TSOP-2
60	IC41C44052-60JI	2K	300-mil SOJ
60	IC41C44052-60TI	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package
50	IC41C44054-50JI	4K	300mil SOJ
50	IC41C44054-50TI	4K	300mil TSOP-2
60	IC41C44054-60JI	4K	300mil SOJ
60	IC41C44054-60TI	4K	300mil TSOP-2

#### Voltage: 3.3V

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44052-50JI	2K	300mil SOJ
50	IC41LV44052-50TI	2K	300mil TSOP-2
60	IC41LV44052-60JI	2K	300mil SOJ
60	IC41LV44052-60TI	2K	300mil TSOP-2

Speed (ns)	Order Part No.	Refresh	Package
50	IC41LV44054-50JI	4K	300mil SOJ
50	IC41LV44054-50TI	4K	300mil TSOP-2
60	IC41LV44054-60JI	4K	300mil SOJ
60	IC41LV44054-60TI	4K	300mil TSOP-2



## Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

> BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw