

HMS30C2000

DVD Digital Servo & Data Processor with ATAPI

Hynix Semiconductor Inc. Confidential

**Preliminary Specification
Version 0.9, May 31, 2001**

Hynix Semiconductor Inc.

1. Introduction




Figure 1. System Diagram

1.1. HMS30C2000, u-Controller and Host.

- Host issues read-relative ATAPI command through IDE bus to HMS30C2000.
- HMS30C2000 interrupts u-Controller to decode this command.
- u-Controller sets registers according to the ATAPI command, and issues some relative DSP commands.
- HMS30C2000 demodulates and corrects the DVD or CD channel data including error terms. Then HMS30C2000 outputs the result of ECC into DRAM buffer.
- u-Controller controls the HMS30C2000 to transfer the data from DRAM buffer through IDE bus to the host.

1.2. RF AMP, HMS30C2000, and u-Controller

- RF AMP generates RF signals and Servo-controlling signals to the HMS30C2000.
- Also RF AMP generates "laser power control signals" to pick-up head.
- RF AMP connected by serial interface with HMS30C2000.
- RF AMP outputs RF signals to HMS30C2000 pins RFO and CDRFDC.
- RF AMP outputs the RF envelop signal to HMS30C2000 pin DFT. The DFT signal is derived from the output of the RF LPF. This signal is useful for detecting a disc defect by HMS30C2000. RF AMP also provides a digital defect signal to the HMS30C2000. HMS30C2000 provides the both defect detection mechanisms at the same time.

2. Feature

2.1. Speed performance on Servo and Decoding

- ▮ DVD-P up to 2.5X
- ▮ CD-Audio, CD-ROM up to 6X
- ▮ Built-in a frequency programmable clock to the host interface, and the ECC decoder to optimize the performance.
- ▮ Built-in a DRAM interface programmable clock to optimize the DRAM performance and to fit all types of DRAM.

2.2. Channel Data Processor for DVD and CD

- ▮ Provide a serial interface with the RF AM1 RF chip.
- ▮ Digital Data slice for adaptive jitter control.
- ▮ EFM/EFM+ data demodulation
- ▮ Enhanced channel data frame sync protection
- ▮ Enhanced the DVD sector sync protection
- ▮ Advanced PRML for Data recovery

2.3. Spindle Motor Control

- ▮ Provides the programmable frequency error gain and phase error gain of spindle motor on CLV mode and CAV mode.
- ▮ Provides a speed control using digital servo firmware for CLV and CAV mode.

2.4. Servo Control

- ▮ Built-in ADCs and DACs for digital servo control.
- ▮ Provides two general multi-level PWM/digital outputs and a general ADC input.
- ▮ Built-in DSP for the digital servo control including the following functions:
 - Programmable digital filters to cover the wide range of servo characteristics.
 - Focusing servo loop
 - Tracking servo loop(including a run-out compensator)
 - Sled motor servo loop
 - Auto calibration after servo initialization
 - Shock/Defect detection and protection
 - Unbalance detection
 - Run out detection
 - Photo interrupter auxiliary detection
 - Actuator central servo loop
- ▮ Built-in DACs to interface the external actuators and has a PWM to interface to the driver of the spindle motor.

2.5. Host Interface

- ▮ Directly connected bus pins without external TTL components.
- ▮ Provides a licensed CSS(Content Scramble System) protection.
- ▮ Enhanced-IDE(ATAPI) host interface.
- ▮ Built-in a 16-word input data/ATAPI Packet Command FIFO.
- ▮ Built-in a 64-word host output data FIFO.
- ▮ Supports an ATA/ATA-2 PIO(Programmed Input/ Output) data transfer mode and multi word-DMA data transfer mode.

- Supports an ATA/ATA-4 Ultra DMA transfer mode with data rate up to 33Mbytes/sec.
- Intelligent automated target sector search.
- Provides hardware macros to accelerate the ATAPI command processing.
- Multi block data transfer with the automatic ATA Task File Registers handling.
- Automatic sector data transfer to Host in PIO, DMA or UDMA mode.
- Selective transfer of sectors Sync, Header, User Data, ECC/EDC, Error flags, and Subcode data with automatic transfer length calculation and buffer address manipulations.
- Provides programmable buffering counter for buffer status tracking.
- Provides Local bus interface (Jumbo for DVS, SSI for Samsung with C-Cube)

2.6. Ψ Controller Interface

- Supports multiple accessing types of the u-controller:
 - Type1: Both the data bus and the address bus are multiplexed on the same pins like as the Intel 8032 Ψ controller.
 - Type2: Data bus and address bus are separated as the Hitachi H8 Ψ controller.
- Provides 2 banks of 256 registers and uses one pins to address the banks. One bank is used for the Ψ controller external memory.
- Provides pins GPIO[7:0] for monitoring or GPIO function.
- Provides a clock drive to the Ψ controller (33.8688 or 16.9344 MHz)
- Supports an IDE flash mode controller.
- Provides 24-bit by 24-bit multiplication and division unit to reduce the Ψ controller load.

2.7. CD-DA(C1/C2) Decoding Logic

- Provides a powerful error mechanism to correct quadruple errors for C1 and C2.
- Provides the capability of 1% frame jitter margin.
- Two 16-bit error pointer counters for C1 and C2 respectively can be read by the Ψ controller.
- Error correction monitor signals can be output through programmable I/O pins.

2.8. CD-ROM(Video CD) Decoding Logic

- Supports CD-ROM mode1, CD-ROM XA mode2 form1/form2, and CD-DA formats.
- Concurrent DSP data transfer, error correction, and host data transfer operation at up to 6X speed.
- High speed ECC logic capable of correcting one error per each P-codeword or Q-codeword.
- Provides the automatic sector mode and form detection.
- Provides the automatic sector header verification.
- Provides an 8-bit counter for decode completion check.
- Programmable descrambling and error correction schemes.
- Provides Decoder Error Notification Interrupt that signals various decoder errors.

2.9. DVD Decoding Logic

- Concurrent DSP data transfer, error correction, and host data transfer operation at up to 2.5X speed.
- Provides a powerful ECC error correcting mechanism to correct 10 PI errors and 16 PO errors.
- Provides error correction acceleration.
- Provide Decoder Error Notification Interrupt that signals various decoder errors.
- PI error correction monitor signals output through programmable I/O pins.
- Provides a 16-bit PI error counter pointer that can be read by the Ψ controller.

2.10. Buffer Memory Controller

- ▮ Supports up to 1M-word 3.3Volt Fast-page/EDO mode DRAM buffer or 2 banks 1-M word SDRAM.
- ▮ Supports Fast-page/EDO DRAMs of 8~11 bit column address.
- ▮ Built-in a DRAM interface programmable clock to optimize the DRAM performance.
- ▮ EDO can provide the DRAM bandwidth required on 2.5X DVD.
- ▮ Provides high bandwidth of SDRAM for the maximum 2.5X speed DVD.
- ▮ Provides self-refresh mode for EDO and SDRAM to reduce power consumption.
- ▮ Provides programmable DRAM access cycle and refresh cycle timings.
- ▮ Block based sector addressing.

2.11. Audio Processing

- ▮ Supports audio playback from DRAM buffer.
- ▮ Register selectable audio reference clock frequency.
- ▮ Programmable audio output format.
- ▮ Provides IEC-958 Consumer Digital Audio Output.
- ▮ Separate left and right channels routing and muting controls.


2.12. Power Down Mode

- ▮ Whole chip power-down modes support, include sleep mode and standby mode.
- ▮ The Ψ controller, ECC decoder, Servo DSP and partial IDE interface or Local bus interface can be power down individually.

2.13. Outline

- ▮ 208-pin TQFP package.

3. Block Diagram



HMS30C2000 Block Diagram for Data Processor & Servo

4. Pin Allocation

Pin Description Table

Pin Number	Symbol	Type	Description
29			u_Com
41			DRAM
45			Host
30			Servo Glue
7			Analog I/O
20			ADC
11			DAC
10			Etc (PLL, Clock)
1	PRSTZ	Digital INPUT	Power On Reset
1	TSTMD		Test Mode
1	TSCAN		Test Scan
4	DVDD,VSS		Ref Power.
8	TESTO[7:0]	Digital Output	Test Monitoring
208			

Pin Number	Symbol	Type	Description
JTAG Interface			
	EMU0	TTL I/O/Z, PU	Emulator Pin 0
	EMU1	TTL I/O/Z, PU	Emulator Pin 1
	TRST	TTL Input, PD	IEEE Standard Test Reset
	TMS	TTL Input, PD	IEEE Standard Test Mode Select
	TDO	TTL O/Z	IEEE Standard Test Data Output
	TDI	TTL Input, PU	IEEE Standard Test Data Input
	TCK	TTL Input, PU	IEEE Standard Test Clock

Pin Number	Symbol	Type	Description
u-Controller Interface			
1	UALE/UA7	TTL sc I/O	Address Latch Enable or uP Address Bit 7
8	UAD[7:0]	TTL Digital I/O	uP Address/Data Bus
1	UCS2	" , PU	uP Chip Sel2 for internal SRAM
1	UCS1	" , PU	uP Chip Sel1 for internal Register
7	UA[6:0]	" , PU	uP Address Bus
1	UWRZ	TTL sc I PU	uP Write Strobe
1	URDZ	TTL sc I PU	uP Read Strobe
0	URST	Digital Output	Reset signal output
1	UINTZ	Digital Output	uP Interrupt
8	VDD,VSS	Power Pins	
29			

Pin Description Table

Pin Number	Symbol	Type	Description
Memory Interface			
1	DQM	TTL I/O	SDRAM Input/Output Mask
1	BA	Digital Output	SDRAM Bank Address
1	CLK	Digital Output	SDRAM Clock
11	RA[10:0]	Digital Output	DRAM Address Bus
1	RASZ	Digital Output	DRAM Row Address Strobe
1	DWRZ	Digital Output	DRAM Write Enable
1	CASZ	Digital Output	DRAM Column Address Strobe
16	DD[15:0]	Digital I/O	DRAM Data Bus
8	VDD,VSS	Power Pins	
41			
Host Interface			
1	DASPZ	TTL D I/O, PU	Drive Active / Slave Present
1	CS3FXZ	TTL sc DI, PU	Host Chip Select 2 (for 3Fxn/37xh)
1	CS1FXZ	TTL sc DI, PU	Host Chip Select 1 (for 1Fxn/17xh)
3	HA[2:0]	TTL sc DI, PU	Host Address Bus
1	PDIAGZ	TTL D I/O, PU	Passed Diagnostics
1	IOCS16Z	Digital Output	I/O 16 bit Chip Select / ValidO
1	INTRQ	Digital Output	Host Interrupt / TOSO
1	DMACKZ	TTL sc DI, PU	DMA Acknowledge / DREQZ Data Req. from u-Com
1	IORDY	Digital Output	I/O Channel Ready / DTCLKO
1	DIORZ	TTL sc DI, PU	Drive I/O Read
1	DIOWZ	TTL sc DI, PU	Drive I/O Write
1	DMARQ	Digital Output	DMA Request / DTERRO
16	HD[15:0]	Digital I/O	Host Data Bus / A/V interface Data Output(7:0)
1	HRSTZ	TTL sc Input	Host Reset
8	VDD, VSS	Power Pins	
1	CD_BCK	Digital Output	Bit Clock
1	CD_LRCK	Digital Output	L/R Clock
1	CD_DAO	Digital Output	Serial Data
1	CD_C2PO	Digital Output	C2PO Indicator
1	CD_384fs	Digital Output	CD_Ref Clock
1	CD_958	Digital Output	CD Digital Out based on IEC958
45			

Pin Description Table

Pin Number	Symbol	Type	Description
Analog Interface			
1	FGREF	TTL hs Input	FG Ref. Clock Input
1	FGIN	TTL hs Input	FG Signal Input
1	PGREF	TTL hs Input	PG Ref. Clock Input
1	PGIN	TTL hs Input	PG Signal Input
1	TZC	TTL hs Input	Track Ref. Signal Input
1	MIRROR	TTL hs Input	Track Signal Input
1	DFCTI	TTL hs Input	Defect Input for detecting a defect
7			
Analog Interface for ADC (10 bit & 6 bit)			
6	ADIN[5:0]	Analog Input	DMA Acknowledge
1	CM	Analog Input	Connect Ext 0.75V
1	REFBIAS1	Analog I/O	Connect Ext 2.1V
1	REF	Analog I/O	Connect Ext 2.1V
2	AVDD,GND	Analog Power	Analog Power
2	DVDD,GND	Digital Power	Digital Power
1	VIN_RF	Analog Input	Host Reset
1	VRB		Reference Bottom
1	VRT		Reference Top
2	AVDD,GND	Analog Power	Analog Power
2	DVDD,GND	Digital Power	Digital Power
20			
Analog Interface for DAC			
2	AVDD,GND	Analog Power	Analog Power
2	DVDD,GND	Digital Power	Digital Power
4	AOUT[3:0]	Analog Output	FOO, TRO, VREFO, DMO
3	PWM[2:0]	Digital Output	PWM Output [2:0]
11			
Analog PLL			
2	AVDD,GND	Analog Power	Analog Power
2	DVDD,GND	Digital Power	Digital Power
1	XTALI	Crystal Input	
1	XTALO	Crystal Output	
1	CK33IN	Clock Input	
2	DVDD,GND	Digital Power	Digital Power
1	CLKOUT	Clock Output	u-Com Clock Output
10			

Pin Description Table

Pin Number	Symbol	Type	Description
Servo DSP Program Down Load &General Purpose I/O			
1	E_SIN	Digital Input	Servo DSP PGM Downloading Data Input
1	E_CLK	Digital Input	Servo DSP PGM Downloading Clock
1	E_DRZ	Digital Output	Servo DSP PGM Downloading Direction
1	E_SOUT	Digital Output	Servo DSP PGM Downloading Data Output
3	E_ST[2:0]	Digital Output	Servo DSP PGM Downloading Status[2:0]
1	GPOI7	Digital I/O	Servo DSP General I/O : FSON (Focus On Inverting)
1	GPOI6	Digital I/O	Servo DSP General I/O : PSEL
1	GPOI5	Digital I/O	Servo DSP General I/O : ADADDR3
1	GPOI4	Digital I/O	Servo DSP General I/O : FKIRST
1	GPOI3	Digital I/O	Servo DSP General I/O : FKSET
1	GPOI2	Digital I/O	Servo DSP General I/O : FEL
1	GPOI1	Digital I/O	Servo DSP General I/O
1	GPOI0	Digital I/O	Servo DSP General I/O : DSP_SENSE
1	JitterO	Digital Output	Jitter Monitoring Out (Using PWM)
8	VDD, VSS	Digital Power	Power Pins for Digital Circuits
1	RFSIO	TTL Input	RF Serial Data I/O interface
1	RFSEN	Digital Output	RF Serial Interface Enable
1	RFCLK	Digital Output	RF Serial Interface Clock
1	SRST	Digital Input	Servo Part Hardware Reset
30			

5. DC Characteristics

5.1.1. Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
VDD	Power Supply	-0.3 ~ 3.6	V
VIN	Input Voltage	-0.3 ~ VDD	V
VOU	Output Voltage	-0.3 ~ VDD	V
Tstg	Storage Temperature	-40 to 125	°C

5.1.2. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
VDD	Power Supply	3.0	3.3	3.6	V
VIN	Input Voltage	0		VDD	V
VOU	Output Voltage	0		VDD	V
Topr	Operating Temperature	-40		85	°C

5.1.3. General DC Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
IIL	Input low current	No pull_up or down	-1		1	µA
IIH	Input high current	"	-1		1	µA
IOZ	Tri-state leakage current		-10		10	µA
CIN	Input capacitance			3		pF
COU	Output capacitance			3		pF
CBID	Bidirectional buffer capacitance			3		pF

5.1.4. DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units
RFI	Input Frequency	200KHz	6~12MHz	15MHz	MHz
RD	Operating Frequency	4	8M	16M	Mword/s
SCLK	Servo DSP Clock		45.1584		MHz
mck	Internal system clock		67.7376		MHz