32-Bit Microcontroller

CMOS

FR60 MB91307 Series

MB91306R/MB91307R

■ DESCRIPTION

The FUJITSU FR family of single-chip microcontrollers using a 32-bit high-performance RISC CPU, with a variety of built-in I/O resources and bus control mechanisms for built-in control applications requiring high-capability, high-speed CPU processing. External bus access is assumed in order to support the expanded address space accessible by the 32-bit CPU, and a 1K bytes cache memory plus large RAM are provided for high-speed execution of CPU instructions.

This microcontroller is ideal for built-in applications such as DVD players, navigation systems, high-capability FAX and printer control that demand high-capability CPU processing power.


The MB91307 series is a FR60 family product based on the FR30/40 family CPU with enhanced bus access for higher speed operation.

■ FEATURES

FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating frequency 66MHz [with PLL: base frequency 16.5 MHz]
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instructions for built-in applications: memory-to-memory transfer, bit processing, barrel shift etc.
- Instructions adapted for high-level languages: function input/output instructions, register contents multi-load/ store instructions

PACKAGE





- · Easier assembler notation: register interlock function
- Built-in multiplier/instruction level support Signed 32-bit multiplication: 5 cycles
 - Signed 16-bit multiplication: 3 cycles
- Interrupt (PC, PS removal): 6 cycles, 16 priority levels
- · Harvard architecture for simultaneous execution of program access and data access
- CPU hold 4-word queue allows advanced instruction fetch function
- · 4G bytes expanded memory space enables linear access
- Instruction compatible with FR30/40 family

Bus Interface

- Operating frequency: Max 33 MHz
- 8- or 16-bit data output
- Built-in pre-fetch buffer
- Unused data/address pins can be used as general-0purpose input/output ports
- Fully independent 8-area chip select outputs, can be set in minimum 64K bytes units
- Interface support for many memory types SRAM, ROM/Flash Page mode flash ROM, page mode ROM interface
 - Burst mode flash ROM (select burst length 1, 2, 4, 8)
- Basic bus cycle: 2 cycles
- · Programmable by area with automatic wait cycle generation to enable wait insert
- RDY input for external wait cycles
- DMA supports fly-by transfer with independent I/O wait control

Built-in RAM

- 128K bytes (MB91307R), 64K bytes (MB91306R)
- · Accepts writing of data and instruction codes, enabling use as instruction RAM

Instruction cache

- 1K bytes capacity
- · 2-way set associative
- 4-words (16 bytes) per set
- Lock function enables permanent program storage
- Areas not used for instruction cache can be used for RAM

DMAC (DMA controller)

- 5-channel (3-channel external-to-external)
- 3 transfer sources (external pin, internal peripheral, software)
- · Addressing mode with 32-bit full address indication (increment, decrement, fixed)
- Transfer mode (demand transfer / burst transfer / step transfer / block transfer)
- Fly-by transfer support (3 channels between external I/O and external memory)
- Transfer data size selection 8/16/32-bit

Bit search module (using REALOS)

• Searches words from MSB for first bit position of a 1/0 change

Reload timer (includes 1 channel for REALOS)

- 16-bit timer: 3 channels
- Internal clock multiplier choice of x2, x8, x32

(Continued)

UART

- · Full duplex double buffer
- 3-channel
- · Parity/no parity selection
- Asynchronous (start-stop synchronized), CLK-synchronized communications selection
- Built-in exclusive baud rate timer
- External clock can be used as transfer clock
- Variety of error detection functions (parity, frame, overrun)

I²C* interface

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- Transfer direction detection function Bus error detection function
- Operates in standard mode (Max 100 Kbps) or high speed mode (Max 400 Kbps)

Interrupt controller

- Total of 9 external interrupts: 1 non-maskable interrupt pin (NMI) and 8 normal interrupt pins INT7-INT0
- Interrupt from internal peripheral devices
- Programmable priority settings (16 levels) enabled, except for non-maskable interrupt
- · Can be used for wake-up from stop mode

A/D converter

- 10-bit resolution, 4-channel
- Sequential comparator type, conversion time approx. 5.4 μs
- · Conversion modes: single conversion mode, continuous conversion mode
- Startup source: software / external trigger / timer output signal

Other interval timers

- 16-bit timer with 3 channels (U-timer)
- · Watchdog timer

I/O port

Maximum 69 ports

Other features

- · Built-in oscillator circuit for clock source, PLL multiplier selection enabled
- INIT reset pin
- · Also included: watchdog timer reset, software reset
- · Power-saving modes: stop mode, sleep mode supported
- Gear functions
- Built-in time base timer
- Packages: LQFP-120 (FPT-120P-M21) : MB91306R, MB91307R
 - : MB91V307R (Evaluation products)

CMOS technology


- : 0.25 μm : MB91V307R, 0.18 μm : MB91306R, MB91307R
- Supply voltage : MB91V307R : 3.3 V \pm 0.3 V (built-in regulator 3.3 V \rightarrow 2.5 V)
 - : MB91306R, MB91307R : 3.3 V \pm 0.3 V, 1.8V \pm 0.15 V dual power supplies

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

3

- Slave address/general call address detection function
- Start condition repeat generator and detection function
- 10-bit/7-bit slave address

■ PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Pin no.	Pin name	I/O circuit type	Description
85 to 92	D16 to D23	0	External data bus bit 16 to bit 23 Valid only in external bus 16-bit mode.
	P20 to P27	С	These pins can be used as ports in external bus 8-bit mode
93 to 100	D24 to D31	С	External data bus bit 24 to bit 31
102 to 109	A00 to A07	F	External address output bit0 to bit7
111 to 118	A08 to A15	F	External address output bits to bit15
	A16 to A23		External address output bit 6 bit 23
120, 1 to 7	P60 to P67	F	These pins can be used as ports according to setting
	A24		External data bus output bit24
8	P70	F	This pin can be used as a port according to setting
9	AVcc		Power supply pin. Analog power supply for A/D converter
10	AVRH		A/D converter reference voltage supply
10	AVss/AVRL		Power supply pin. Analog power supply for A/D converter
12 to 15	ANO to AN3	 D	A/D converter reference voltage supply. Analog input pin.
12 10 15		D	External interrupt input. When the corresponding external interrupt is en-
16 to 19	INT0 to INT3	I	abled, this input is in use at all times, so that output from other functions must be stopped unless used intentionally
	PJ0 to PJ3		General purpose input/output port
	TIN0 to TIN2		Reload timer input. When the corresponding timer input is enabled, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
20 to 22	INT4 to INT6		External interrupt input. When the corresponding external interrupt is en- abled, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PJ4 to PJ6		General purpose input/output port
	ATG		A/D converter external trigger input. When selected as an A/D start source, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
23	INT7	I	External interrupt input. When the corresponding external interrupt is en- abled, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PJ7		General purpose input/output port
25	SI0 F		UART0 data input. When the UART0 channel is in input operation, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PI0		General purpose input/output port.
26	SO0	F	UART0 data output. This function is valid when the UART0 data output function setting is disabled.
20	PI1	Ē	General purpose input/output port. This function is valid when the UART0 data output function setting is disabled.

Pin no.	Pin name	I/O circuit type	Description
27	SC0	F	UART0 clock output. The clock output is valid when the UART0 clock output function setting is enabled.
21	PI2		General purpose input/output port. This function is valid when the UART0 clock output function is disabled.
28	SI1	F	UART1 data input. When UART1 is set for input operation, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PI3		General purpose input/output port.
29	SO1	- F	UART1 data output. This function is enabled when the UART1 data output function setting is enabled.
29	PI4		General purpose input/output port. This function is valid when the UART1 data output function setting is disabled.
30	SC1	- F	UART1 clock input/output. The clock output is enabled when the UART1 clock output function setting is enabled.
30	PI5		General purpose input/output port. This function is valid when the UART1 clock output function setting is disabled.
31	SI2	F	UART2 data input. When UART2 is set for input operation, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PH0	1	General purpose input/output port.
32	SO2	F	UART2 data output. This function is enabled when the UART2 data output function setting is enabled.
52	PH1		General purpose input/output port This function is enabled when the UART2 data output function setting is disabled.
33	SC2	F	UART2 clock input/output. The clock output is enabled when the UART2 clock output function setting is enabled.
33	PH2		General purpose input/output port This function is enabled when the UART2 clock output function is disabled.
25	ΤΟΤΟ	C	Timer output port. This function is valid when the timer output setting is enabled.
35	PH3	- C	General purpose input/output port. This pin outputs an "L" level signal at reset.
36	TOT1	С	Timer output port. This function is valid when the timer output setting is enabled.
30	PH4		General purpose input/output port. This pin outputs an "L" level signal at reset.
37	TOT2	С	Timer output port. This function is valid when the timer output is enabled.
51	PH5		General purpose input/output port.


		circuit type	Description
38	SDA	Q	I ² C bus input/output port. This function is valid when I ² C operation is enabled. When the I ² C bus is in use, the port output must be set to Hi-Z level. When the I ² C bus is in use, this is an open drain pin.
	PH6		General purpose input/output port.
39	SCL	Q	I ² C bus input/output port. This function is valid when I ² C operation is enabled. When the I ² C bus is in use, the port output must be set to Hi-Z level. When the I ² C bus is in use, this is an open drain pin.
	PH7		General purpose input/output port.
40	DREQ2	F	DMA external transfer request input. When selected as a DMA startup source, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PG0		General purpose input/output port.
41	DACK2	— F	DMA external transfer request acknowledge output. This function is valid when the DMA transfer request acknowledge output setting is enabled.
41	PG1		General purpose input/output port. This function is valid when the DMA transfer request acknowledge output setting is enabled.
	DEOP2	F	DMA external transfer end output. This function is valid when the DMA external transfer end output setting is enabled.
42	DSTP2		DMA external transfer stop input. This function is valid when the DMA ex- ternal transfer stop input setting is enabled.
	PG2		General purpose input/output port. This function is valid when the DMA external transfer end output selection and the DMA external transfer stop input selection are disabled.
43 to 45	MD2 to MD0	G	Mode pins 2 to 0. The setting of these two pins determines the basic operating mode. They should be connected to V_{cc} or V_{ss} .
46	DREQ0	F	DMA external transfer request input. When selected as a DMA startup source, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PB0		General purpose input/output port.
47	DACK0	F	DMA external transfer request acknowledge output. This function is valid when the DMA transfer request acknowledge output setting is enabled.
47	PB1	F	General purpose input/output port. This function is enabled when the DMA transfer request acknowledge output setting is disabled.
	DEOP0		DMA external transfer end output. This function is valid when the DMA external transfer end output setting is enabled.
48	DSTP0	F	DMA external transfer stop input. This function is valid when the DMA ex- ternal transfer stop input setting is enabled.
	PB2		General purpose input/output port. This function is valid when the DMA external transfer end output selection and the DMA external transfer stop input selection are disabled. <i>(Continued)</i>

Pin no.	Pin name	I/O circuit type	Description
49	DREQ1 F		DMA external transfer request input. When selected as a DMA startup source, this input is in use at all times, so that output from other functions must be stopped unless used intentionally.
	PB3		General purpose input/output port.
50	DACK1	- F	DMA external transfer request acknowledge output. This function is valid when the DMA transfer request acknowledge output setting is enabled.
50	PB4		General purpose input/output port. This function is enabled when the DNA transfer request acknowledge output setting is disabled.
	DEOP1		DMA external transfer end output. This function is valid when the DMA external transfer end output setting is enabled.
51	DSTP1	F	DMA external transfer stop input. This function is valid when the DMA ex- ternal transfer stop input setting is enabled.
	PB5		General purpose input/output port. This function is valid when the DMA external transfer end output selection and the DMA external transfer stop input selection are disabled.
53	X1	A	Clock (oscillator) output
54	X0	~	Clock (oscillator) input
56	IOWR	F	Write strobe output for DMA fly-by transfer. This function is valid when the DMA fly-by transfer write strobe output setting is enabled.
50	PB6		General purpose input/output port. This function is valid when the DMA fly-by transfer write strobe output setting is disabled.
-7	IORD	F	Read strobe output for DMA fly-by transfer. This function is valid when the DMA fly-by transfer read strobe output setting is enabled.
57	57 PB7		General purpose input/output port. This function is valid when the DMA fly-by transfer read strobe output setting is disabled.
58	CS0	F	Chip select output. This function is valid when the chip select 0 output setting is enabled.
50	PA1		General purpose input/output port. This function is valid when the chip select 0 output setting is disabled.
59	CS1	- F	Chip select output. This function is valid when the chip select 1 output setting is enabled.
59	PA1		General purpose input/output port. This function is valid when the chip select 1 output setting is disabled.
60	CS2	- F	Chip select output. This function is valid when the chip select 2 output setting is enabled.
00	PA2		General purpose input/output port. This function is valid when the chip select 2 output setting is disabled.
61	CS3	- F	Chip select output. This function is valid when the chip select 3 output setting is enabled.
01	PA3		General purpose input/output port. This function is valid when the chip select 3 output setting is disabled.

		circuit type	Description	
62	CS4	F	Chip select output. This function is valid when the chip select 4 output set- ting is enabled.	
02 -	PA4		General purpose input/output port. This function is valid when the chip select 4 output setting is disabled.	
63 -	CS5	г	Chip select output. This function is valid when the chip select 5 output set- ting is enabled.	
03	PA5	F	General purpose input/output port. This function is valid when the chip select 5 output setting is disabled.	
64	Vcci		Internal Power supply pin (1.8 V power supply) .	
65 -	CS6	F	Chip select output. This function is valid when the chip select 6 output set- ting is enabled.	
00	PA6		General purpose input/output port. This function is valid when the chip select 6 output setting is disabled.	
66 -	CS7	F	Chip select output. This function is valid when the chip select 7 output set- ting is enabled.	
- 00	PA7	PA7 F		General purpose input/output port. This function is valid when the chip select 7 output setting is disabled.
07	RDY	C	External ready signal input. This function is valid when the external ready input setting is enabled.	
67 -	P80		General purpose input/output port. This function is valid when the exter- nal ready input setting is disabled.	
68	BGRNT	F	External bus open acknowledge output. This pin outputs an L level signal when the external bus is open. This function is valid when the output setting is enabled.	
	P81		General purpose input/output port. This function is valid when the output setting is disabled.	
60	BRQ	Р	External bus open request input. The input value is "1" when the external bus is open. This function is valid when the input setting is enabled.	
69 -	P82		General purpose input/output port. This function is valid when the input setting is disabled.	
70	RD	М	External bus read strobe output.	
71	WR0 UUB	F	External bus write strobe output. Upper side of the 16-bit SRAM input/output mask enable signal. It is valid when the external bus is set to SRAM use. (WE/P97 function as the write strobe.)	
72	WR1 ULB	F	External bus write strobe output. Lower side of the 16-bit SRAM input/output mask enable signal. It is valid when the external bus is set to SRAM use. (WE/P97 function as the write strobe.)	
	P85		General purpose input/output port. This function is valid when the enable output setting is disabled.	

Pin no.) Pin name	I/O circuit type	Description	
73	NMI	Н	NMI request input	
74	Vссі	Н	Internal Power supply pin(1.8 V power supply)	
76	INIT	В	External reset input	
77	SYSCLK	F	System clock output. This function is valid when the system clock output setting is enabled. The clock signal output is at the same frequency as the external bus operating frequency. Clock output halts in the stop mode or the hardware standby mode.	
	P90		General purpose input/output port. This function is enabled when the system clock output setting is disabled.	
78	P91	F	General purpose input/output port. This function is enabled when the SDRAM clock enable output setting is disabled.	
79	MCLK	F	Memory clock output. Clock output halts in the sleep mode, the stop mode or the hardware standby mode.	
79	P92		General purpose input/output port. This function is enabled when the clock output setting is disabled.	
80	P93	F	General purpose input/output port. This function is enabled when the SDRAM clock re-input setting is disabled.	
	ĀS	F	Address strobe output. This function is valid when the address strobe output setting is disabled.	
81	LBA		Burst flash ROM address load output. This function is valid when the ad- dress load output setting is enabled.	
-	P94		General purpose input/output port. This function is valid when the address load output and address strobe output settings are disabled.	
82	BAA		Burst flash ROM address advance output. This function is valid when the address advance output setting is enabled.	
02	P95		General purpose input/output port. This function is valid when the address advance output and column address strobe output settings are disabled.	
83	P96	F	General purpose input/output port. This function is enabled when the col- umn address strobe output setting is disabled.	
84	WE		Write strobe output for 16-bit SRAM. This function is enabled when the write strobe output setting is enabled.	
04	P97		General purpose input/output port. This function is enabled when the write strobe output setting is prohibited.	
9	AVcc		A/D converter power supply	
10	AVRH		A/D converter power supply	
11	AVss/AVRL	A/D converter power supply (GND)		
24, 55, 110	Vcc		Power supply pins	
34, 52, 75, 101	Vss		Power supply pins (GND)	

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	digital output digital output 777 digital output 777 digital input STANDBY CONTROL	 CMOS level output CMOS level hysteresis input with standby control
G	digital input	CMOS level input without standby control
Н	digital input	CMOS level hysteresis input without standby control
I	digital output digital output 777 digital input	 CMOS level input CMOS level hysteresis input without standby control
М	digital output	CMOS level input (Continued)

(Continued) Type	Circuit	Remarks
Ρ	digital output digital output digital output digital output digital input STANDBY CONTROL	 CMOS level input/output with standby control with pull-down resistance (25 kΩ)
Q	Open drain control digital output 777 digital input STANDBY CONTROL	Open drain output CMOS level hysteresis input with standby control

■ HANDLING DEVICES

OMB91307 Series

• Preventing Latchup

When CMOS integrated circuit devices are subjected to applied voltages higher than V_{cc} at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than V_{ss}, as well as when voltages in excess of rated levels are applied between V_{cc} and V_{ss}, a phenomenon known as latchup can occur. When a latchup condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

• Treatment of unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

• About power supply pins

In products with multiple V_{cc} or V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 mF between V_{CC} and V_{SS} near this device.

• Notes on Power-ON/shut-down

Cautions to take when turning on/off Vcci (1.8-V internal power supply) and Vss (3.3-V external-pin power

supply)

Do not apply V_{SS} (external) alone continuously (for over an indication of one minute) with V_{CCI} (internal) disconnected not to cause a reliability problem with the LSI.


When Vss (external) returns from the OFF state to the ON state, the circuit may fail to hold its internal state, for example, due to power supply noise.

When the power is turned on	Vcci (internal) \rightarrow Vss (external) \rightarrow Signal
When the power is turned off	Signal \rightarrow Vss (external) \rightarrow Vcci (internal)

• Precautions for use of stop mode

The built-in regulator in this device stops operating when the device is in stop mode. In such cases as when increased leak current (I_{CCH}) in stop mode, or abnormal operation or power fluctuation due to noise while in operating mode cause the regulator to stop, the internal 2.5 V power supply can ball below the voltage at which operation is assured. Therefore it is necessary when using the internal regulator and stop mode to assure that the external power supply does not fall below 3.3 V. And even if this should occur, the internal regulator can be set to restart when a reset is applied. (In this case the oscillator stabilization wait period should also be set to "L" level.)

• Sample use of Stop Mode with 3.3 V power supply



· About crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

• Treatment of NC pins

Any pins marked "NC" (not connected) must be left open.

• About mode pins (MD0 to MD2)

Mode pins (MD0 to MD2) should be connected directly to Vcc or Vss .

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{cc} or V_{ss} is as short as possible and the connection impedance is low.

Operation at startup

Immediately after a power-on startup, always apply a reset initialization (INIT) at the INIT pin. Also, in order to assure a wait period for the oscillator circuits to stabilize immediately after startup, be sure that the "L" level input to the INIT pin continues for the required stabilization wait interval. (The INIT cycle for the INIT pin includes only the minimum setting for the stabilization wait period.)

• Base oscillator input at startup

At power-on startup, always input a clock signal until the oscillator stabilization wait period is ended.

• Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

• Precaution on using ports 6 and 7

If one of P60/A15 to P70/A24, which are shared for output of external bus interface addresses, is used as a port, a grid voltage is applied to the port instantaneously when the status of another address output pin is changed. Therefore, add resistors or capacitors to those ports to prevent application of the grid voltage.

Clock control block

For L-level input to the INIT pin, allow for the regulator settling time or oscillation settling time.

• Bit search module

The 0-detection, 1-detection, and transition-detection data registers (BSD0, BSD1, and BSDC) are only word-accessible.

• Prefetch

When accessing a prefetch-enabled little endian area, use word access only (access in 32 bits).

Byte or halfword access results in wrong data read.

• Setting of external bus

The MB91307 series is guaranteed at an external bus frequency of 33 MHz. As the external bus is capable of supporting 66 MHz for future enhancements, the initial value is the same rate as the base clock (determined by the PLL setting). The external bus is set to 66 MHz if you set the base clock to 66 MHz with the external-bus base clock division setting register (DIVR1) containing the initial value. To change the base clock frequency, set the external bus frequency not exceeding 33 MHz and set the new base clock frequency.

• MCLK and SYSCLK

MCLK causes a stop in SLEEP/STOP mode while SYSCLK causes a stop only in STOP mode. Use either depending on each application.

• I²C input/output pin

The SDA and SCL pins of the MB91307 series are pseudo open-drain pins with the P-ch transistor turned off to prevent the "H" level from being output. As the circuit configuration has a diode added to the Vcc side, therefore, the communication voltage must be adjusted to the 3.3-V power supply of this model (pulled up to a voltage of 3.3 V).

• Shared port function switching

To switch a pin that also serves as a port, use the port function register (PFR). Note, however, that bus pins are switched depending on external bus settings.

• Pull-up control

Connecting a pull-up resistor to the pin serving as an external bus pin cannot a guarantee the AC standard.


Even the port for which a pull-up resistor has been set is invalid in stop mode with HIZ = 1 or in hardware standby mode.

I/O port access

Byte access only for access to port

• Remarks for the external clock operation

When selecting the external clock, active X0 pin generally. Also simultaneously the opposite phase clock to X0 must be supplied to X1 pin. When using the clock along with STOP (oscillation stopped) mode, the X1 pin stops when "H" is input in STOP mode. To prevent one output from competing against another, in this case, the stop mode must not be used.



- Low-power consumption modes
 - To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR, or time-base counter control register) and be sure to use the following sequence:

	#value_ol_standby, R0)	
(LDI	#_STCR, R12)	
STB	R0, @R12	; Write to standby control register (STCR)
LDUB	@R12, R0	; Read STCR for synchronous standby
LDUB	@R12, R0	; Read STCR again for dummy read
NOP		; NOP x 5 for timing adjustment
NOP		

Set the I-flag and the ILM and ICR registers to branch to an interrupt handler when the interrupt handler triggers the microcontroller to return from the standby mode.

• If you use the monitor debugger, follow the precautions below:

Do not set a breakpoint within the above array of instructions. Do not single-step the above array of instructions.

• Current at power-on (only for MB91V307R)

About 300 mA of power supply current flows when the power is turned on with INIT set to 0.

Set INIT to 1 to stop the overcurrent flowing. After that, the overcurrent will not flow even if INIT is set to 0.

Watchdog timer

The watchdog timer function of this model monitors that a program delays a reset within a certain period of time and resets the CPU if the program fails to delay it, for example, because the program runs out of control. Once the watchdog timer function is enabled, therefore, the watchdog timer countinues to operate until a reset takes place.

An exception, for example during stop, sleep and DMA transfer modes, is the automatic delaying of a reset under a condition in which the CPU stops program execution.

Note, however, that a watchdog reset may not occur in the above state caused when the system runs out of control. If this is the case, use the external INIT pin to cause a reset (INIT).

• Terminal and timing control register (TCR) (0x00000683)

The terminal and timing control register (TCR) is a write-only register. Therefore, do not access TCR with a bit manipulation instruction.

If you intend to disable sharing of the bus by writing "0" to Bit 7 (BREN bit) of TCR when the bit is "1", be sure to follow the procedure below. If the procedure is not followed, the device may hang up.

- 1. Write "0" to Bit 2 (BRQE bit) of the port 8 function register (PFR8).
- 2. Write "0" to Bit 7 (BREN bit) of TCR.
- $\overline{\text{RD}}/\overline{\text{WR}} \rightarrow \overline{\text{CS}}$ hold extension cycle

Assume that use of the $\overline{RD}/\overline{WR} \rightarrow \overline{CS}$ hold extension cycle is specified (Bit 0 of AWR is 1) for an

area for which the normal memory/IO access type is set (the TYPE3 to TYPE0 bits of ACR are

0xxx). Even in this case, the hold extension cycle might not be inserted when the operation and

settings are specified in a specific combination.

The hold extension cycle will not be inserted when the following conditions are met:

- Use of the $\overline{RD}/\overline{WR} \rightarrow \overline{CS}$ hold extension cycle is specified.
- (Bit 0 [W00 bit] of AWR is 1.)
- A normal memory/IO access type is set for the area. (Bits 3 to 0 [TYPE3 to TYPE0 bits] of ACR are 0xxx.) Note: The MB91307 series allows only this type to be set.
- Disuse of the address → CS delay cycle is specified.
 (Bit 2 [W02 bit] of AWR is 0.)
- A setting (recovery enabled) other than 0 cycle is made for the write recovery cycle. (Bits 5 and 4 [W05 and W04 bits] of AWR are other than 00.) (Example: First word writing to an external bus 16-bit area)
- If an access is made to write data larger than the bus width to the relevant area under the above conditions, the RD/WR-CS hold extension cycle is not inserted in any cycle other than the last cycle to write divisions of the data. Therefore, the hold time becomes insufficient.
 Note : This problem does not occur in the read cycle.

To use this function, make either of the following settings:

- Specify the use of the address → CS delay cycle. (Set 1 for Bit 2 [W02 bit] of AWR.)
- Specify 0 cycle for the write recovery cycle. (Set 00 for Bits 5 and 4 [W05 and W04 bits] of AWR.)
- Signed DIVIDE statement (DIVOS)

When the instruction immediately before the instruction of DIVOS is an instruction by which the memory access is done, a correct calculation result might not be obtained.

This is generated under the following conditions.

• When the instruction performs memory accesses just before a DIVOS instruction.

Note : Instructions that performs relevant memory accesses (a total of 58 instructions)

ST Ri, @- R15	ST Rs, @- R15	ST PS, @- R15
STB Ri, @Rj	STB Ri, @ (R13, Rj)	DMOVB R13, @dir8
STB Ri, @ (R14, disp8)	LDUB @Rj, Ri	LD @ (R13, Rj), Ri
LDUH @ (R13, Rj), Ri	LDUB @ (R13, Rj), Ri	DMOV @dir10, R13
DMOVH @dir9, R13	DMOVB @dir8, R13	LD @ (R14, disp10), Ri

LDUH @ (R14, disp9), Ri	LDUB @ (R14, disp8), Ri
ANDH Rj, @Ri	ANDB Rj, @Ri
EORB Rj, @Ri	DMOV @R13+, @dir10
DMOVB @R13+, @dir8	DMOV @dir10, @R13+
DMOVB @dir8, @R13+	DMOV @R15+, @dir10

AND Rj, @Ri ORB Rj, @Ri DMOVH @R13+, @dir9 DMOVH @dir9, @R13+ DMOV @dir10, @- R15

- When full trace mode is specified as trace mode and the DIVOS and DIV1 instructions are not 4-byte aligned.
- Even if the DIVOS and DIV1 instructions are 4-byte aligned, perform a D-bus DMA transfer or specify the full trace mode as trace mode if a breakpoint is set in the DIV1 instruction.

Avoid this notes as follows:

- (1) Do not place an instruction that performs memory access before a DIVOS instruction.
- (2) Do not perform a DMA transfer to the D-bus or set full trace mode as trace made when a DIVOS instruction is specified.

To output the code for avoiding above (1) condition, specify "-@div0s 1" as the compiler option.

SOFTUNE compiler:

- In case of using the SOFTUNE V3: after the SOFTUNE compiler V30L07R07
- In case of using the SOFTUNE V5: after the SOFTUNE compiler V50L04
- In case of using the SOFTUNE V6: after the SOFTUNE compiler V60L01
- DMA demand transfer

In sleep mode, demand transfer is executed only once and processing does not go further. During normal operation, the efficiency of demand transfers may seem to be lowered.

This action occurs only in demand transfers (it does not occur in DREQ edge detection mode or the like).

This is occurred in the following cases:

- A demand transfer by DMAC is performed in sleep mode.
 - After a demand transfer is performed once, processing does not go further although DREQ is input successively.
 - A subsequent transfer is started if the device is released from sleep mode and an external bus operation other than a DMA transfer occurs.
- A demand transfer by DMAC is performed during normal operation.
 - After a demand transfer is performed once, a subsequent transfer is not performed until an external bus access other than a DMA transfer occurs.
 - A demand transfer does not progress while there is no external bus access because cache hitting is performed continuously or internal ROM operation continues.
- A subsequent demand transfer is not started even if an external bus access for prefetching occurs.

Avoid this notes as follows:

- Do not perform a demand transfer by DMAC in sleep mode.
- Do not use sleep mode during a demand transfer by DMAC.

• RMW instructions using R15

If one of the instructions listed below is executed, the value of SSP or USP* is not used as the value of R15 and, as a result, an incorrect value is written to memory. Therefore, the compiler does not generate the following instructions:

AND	R15,@Rj	ANDH	R15,@Rj	ANDB	R15,@Rj
OR	R15,@Rj	ORH	R15,@Rj	ORB	R15,@Rj
EOR	R15,@Rj	EORH	R15,@Rj	EORB	R15,@Rj
XCHB	@Rj,R15		-		-

* : R15 is an insubstantial register. If R15 is accessed by a program, SSP or USP is accessed according to the state of the S flag of the PS register.

Avoid this notes as follows:

- When programming any of the above 10 instructions by an assembler, specify a general-purpose register in place of R15.
- Executing instructions on RAM
 - If instruction codes are placed in RAM, they should not be placed in the last 8 address bytes 0005 FFF8_H to 0005 FFFF_H. (Instruction code prohibited area)
- Notes on the PS register

Since some instructions manipulate the PS register earlier, the following exceptions may cause the interrupt handler to break or the PS flag to update its display setting when the debugger is being used. As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) halted by a user interrupt or NMI, (b) single-stepped, or (c) breaks in response to a data event or emulator menu:
 - (1) D0 and D1 flags are updated earlier.
 - (2) The EIT handler (user interrupt/NMI or emulator) is executed.
 - (3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as those in (1) above.
- The following operations are performed when the ORCCR/STILM/MOV Ri and PS instructions are executed to enable interruptions when a user interrupt or NMI trigger event has occurred.
 - (1) The PS register is updated earlier.
 - (2) The EIT handler (user interrupt/NMI or emulator) is executed.
 - (3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as that in (1) above.
- Notes on I-bus Memory

Do not access data in the instruction cache control register or the instruction cache RAM immediately before the RETI instruction.

OUnique to the evaluation chip MB91V307R

• Simultaneous occurrences of a software break and a user interrupt/NMI

When a software break and a user interrupt /NMI take place at the same time, the emulator debugger can cause the following phenomena:

• The debugger stops pointing to a location other than the programmed breakpoints.

• The halted program is not re-executed correctly.

If these phenomena occur, use a hardware break instead of the software break. If the monitor debugger has been used, avoid setting any break at the relevant location.

• Single-stepping the RETI instruction

If an interrupt occurs frequently during single stepping, execute only the relevant processing routine repeatedly after single-stepping RETI. This will prevent the main routine and low-interrupt-level programs from being executed. Do not single-step the RETI instruction for avoidance purposes. When the debugging of the relevant interrupt routine becomes unnecessary, perform debugging with that interrupt disabled.

- Break function
 - If the address of a current system stack pointer or an area that includes a stack pointer is specified as an object address of a hardware break (including an event break), a break occurs after one instruction is executed. The break occurs although the relevant user program does not include an actual data access instruction. To avoid this problem, do not set the (word) access to an area that includes the address of a system stack pointer as a target of a hardware break (including an event break).
 - If an instruction that causes a wait is executed between an instruction to read a branch destination address
 from memory and a branch instruction, an instruction alignment error occurs at a point where an instruction
 alignment error cannot occur originally. Then, an ICE break (CPU error break) occurs, and execution of
 instructions stops. Furthermore, even if an instruction break is set for the branch destination address at the
 point where the above error occurs, a break might not occur.

Example:LD@R1,R0; read F-bus RAMLD@R2,R3; read F-bus RAMCALL@R0; An incorrect alignment error may occur or a break might not occur.

To avoid the incorrect alignment error as described above, turn off the alignment error function in debugger function setup.

To perform the instruction break correctly, do not specify use of a hardware break, but specify use of a software break in debugger function setup.

• Trace mode

If the trace mode for debugging is set to full trace mode, which uses internal FIFO memory as the output buffer, the current may increase or DMA access to the D-bus may be lost.

This is occurred if:

• A DMA transfer to the D-bus or standby mode occurs in full trace mode.

Use internal trace mode to avoid this notes.

• Alignment error (emulator debugger)

Assume that instruction alignment error break is enabled and an instruction that causes a wait is executed between an instruction to read a branch destination address from memory and a branch instruction. Under these conditions, an instruction alignment error occurs at a point where an instruction alignment error cannot occur originally, an ICE break occurs, and execution of instructions stops. Then, a message indicating an unknown break factor or a CPU error break is output.

Furthermore, even if an instruction break is set for the branch destination address at the point where the above error occurs, a break might not occur.

This problem occurs if the following three types of instructions are executed successively:

(1) LD or DMOV instructions causing a wait (reading a branch destination address)

LD	@Rj,Ri	LDUH @Rj,RI	
LD	@(R13,Rj)Ri	LDUH @(R13,Rj),Ri	LDUB @(R13,Rj),Ri
LD	@(R14,disp10),Ri	LDUH @(R14,disp9),Ri	LDUB @(R14,disp8),Ri
LD	@R15+,Ri	LD @R15+,Rs	LD @R15+,PS
DMOV	@dir10,R13	DMOVH @dir9,R13	DMOVB @dir8,R13

- (2) Instructions causing a wait (reading F-bus RAM or external memory)
- (3) Branch instructions such as JMP @Ri, JMP: D @Ri, CALL @Ri, CALL: D @Ri, RET, and RET: D Example: LD@R1,R0 ;read F-bus RAM LD@R2,R3 ;read F-bus RAM CALL @R0

Avoid this notes as follows:

Assume that instruction alignment error break is enabled and an instruction that causes a wait is executed between an instruction to read a branch destination address from memory and a branch instruction. Under these conditions, an instruction alignment error occurs at a point where an instruction alignment error cannot occur originally, an ICE break occurs, and execution of instructions stops. Then, a message indicating an unknown break factor or a CPU error break is output.


Furthermore, even if an instruction break is set for the branch destination address at the point where the above error occurs, a break might not occur.

Avoid this problem as follows:

- To avoid the incorrect alignment error as described above, turn off the alignment error function in debugger function setup.
- To perform the instruction break correctly, set the break point in an address other than the branch destination address.
- Operand break

A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data event break to access to the area containing the address of a system stack pointer.

BLOCK DIAGRAM



■ CPU AND CONTROL BLOCK

Internal Architecture


The FR series CPU is a high-performance core using RISC architecture with a high-capability instruction set intended for built-in applications.

1. Features

- Uses of RISC Architecture
 Basic instruction set: 1 instruction to 1 cycle.
- 32-bit architecture General-purpose registers: 32-bits × 16 registers
- 4G bytes linear memory space
- Built-in multipliers 32-bit × 32-bit multiplication: 5 cycles 16-bit × 16-bit multiplication: 3 cycles
- Enhanced interrupt processing High-speed response (6 cycles) Multiple interrupt support Level masking functions (16 levels)
- Enhanced I/O operating instructions Memory-to-memory transfer instructions Bit processing instructions
- High code efficiency
 Basic instruction length: 16 bits
- Low power consumption Sleep mode, stop mode
- Gear function


2. Internal Architecture

The FR series CPU uses a Harvard architecture with independent instruction bus and data bus. The instruction bus (I-bus) is connected to an on-chip instruction cache. a 32-bit $\leftarrow \rightarrow$ 16-bit bus converter is connected to the bus (F-bus) to provide an interface between the CPU and peripheral resources. The Harvard $\leftarrow \rightarrow$ Princeton bus converter is connected to the both the I-bus and D-bus as an interface between the CPU and bus controller.




3. Programming Model

Basic Programming Model



4. Registers



Registers R 0 to R 15 are general-purpose registers. These registers can be used as accumulators for computation operations, or as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13: Virtual accumulator

R14: Frame pointer


R15: Stack pointer

Default values at reset are undefined for R0 to R14. The value for R15 is 0000000H (SSP value).


• PS (Program Status Register)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All bits not defined in the diagram are reserved bits with read value "0" at all times. Write access to these bits is not enabled.




• CCR (Condition Code Register)



- S : Stack flag, cleared to "0" at reset.
- I : Interrupt flag, cleared to "0" at reset.
- N : Negative flag, default value at reset undefined.
- Z : Zero flag, default value at reset undefined.
- $V_{}$: Overflow flag, default value at reset undefined.
- C : Carry flag, default value at reset undefined.

• SCR (System Condition code Register)



Stepwise division flags


These flags store interim data during execution of stepwise division.

Step trace trap flag

Indicates whether the step trace trap is enabled or disabled.


The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

• ILM(Interrupt Level Mask Register)




This register stores interrupt level mask values, for use in level masking. The register is initialized to value 15 (01111 $_B$) at reset.

• PC (Program Counte Registerr)



The program counter indicates the address of the instruction that is executing. The default value at reset is undefined.

• TBR (Table Base Register)



The table base register stores the starting address of the vector table used in EIT processing. The default value at reset is $000FFC00_{H}$.

• RP (Return Pointer)

 31
 0
 [Default value]

 RP
 XXXXXXXXH


 RP Register

The return register stores the address for return from subroutines.

During execution of a CALL instruction, the PC value is transferred to this RP register.

During execution of a RET instruction, the contents of the RP register are transferred to this PC register. The default value at reset is undefined.

• SSP (System Stack Pointer)



The SSP register is the system stack pointer.


When the S flag is "0," this register functions as the R15 register.

The SSP register can also be explicitly specified.

This register is also used as a stack pointer to indicate the stack to which the PS and PC are removed when an EIT occurs.

The default value at reset is 0000000H.

• USP (User Stack Pointer)



The USP register is the user stack pointer.


When the S flag is "1," this register functions as the R15 register.

The USP register can also be explicitly specified.

The default value at reset is undefined.

This register cannot be used with RETI instructions.

Multiply & Divide registers



The multiply and divide registers are each 32 bits in length.

The default value at reset is undefined.

■ SETTING MODE

In the FR family, the mode pins (MD2, MD1, MD0) and the mode register (MODR) are used to set the operating mode.

1. Mode Pins

The three pins MD2, MD1, MD0 are used in mode vector fetch instructions, and also to make settings in test mode.

Mode pin		n	Mode name	Reset vector access area	Remarks	
MD2	MD1	MD0	wode name		Remarks	
0	0	1	External ROM mode vector	Outside	Bus width is set by mode register.	

2. Mode Register (MODR)


The mode data fetch instruction writes data to the address "0000 07FDH" called the mode data.

The area "0000 07FD_H" is the mode register (MODR). When a setting is made to this register, the device will operate the mode corresponding to that setting.

The mode register can only be set by a reset source at the INIT level. It is not possible to write to this register from a user program.

Note : No data exists at the FR family mode register address (0000 07FFH).

< Detailed register description >



Operating mode setting bits

[bit7 to bit3] Reserved bits

These bits should always be set to "00000." If set to any other value, stable operation is not assured.

[bit2] ROMA (Internal RAM enable bit)

This bit indicates whether internal RAM is enabled.

ROMA	Function	Remarks
0	External ROM mode	The built-in RAM area functions as external area.
1	Internal RAM mode	The built-in RAM area is enabled. The 128K bytes built-in RAM can be used.

[bit1, 0] WTH1, WTH0 (Bus width indicator bits)

In external bus mode, these bits determine the bus width setting.

In external bus mode, the value of these bits sets the BW1, 0 bits in the AMD0 register (CS0 area).

WTH1	WTH0	Bus width
0	0	8-bit
0	1	16-bit
1	0	Setting prohibited
1	1	Setting prohibited

MEMORY SPACE

1. Memory Space

The FR family has 4G bytes (2³² addresses) of logical address space with linear access from the CPU.

•Direct Addressing Areas

The following areas of address space are used for I/O operations.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.


The direct areas differ according to the size of the data accessed, as follows.

 \rightarrow byte data access : 000_H to 0FF_H

 \rightarrow word data access $$:000\mbox{\tiny H}$$ to 3FF $_{\mbox{\tiny H}}$

2. Memory Map

The following diagram illustrates memory space in the FR family.



•Use of Built-in RAM

The MB91307R contains 128K bytes of internal RAM, and MB91306R contains 64K bytes of internal RAM. To enable use of this RAM, the mode register must be set to internal ROM external bus mode (ROMA=1).

Precautions for use of this model


- The reset vector is fixed at 000F FFFCH.
- For the MB91307R, the 128K bytes RAM area is from 0004 0000H to 0005 FFFFH and for the MB91306R, the 64K bytes RAM area is from 0004 0000H to 0004 FFFFH. The area from 0006 0000H to 000F FFFFH is access prohibited.
- In order to use RAM the mode register must be set to internal ROM external bus mode.
- In internal ROM external bus mode the built-in RAM area can be used, but the vector area 000F FFXX_H is an internal area and cannot be accessed externally. Please refer to the following explanation.
- When placing instruction code in RAM, nothing should be placed in the last 8 bytes of the area 0005 FFF8_H to 0005 FFFF_H. (This is an instruction code prohibited area.)

A	fter reset release		In		er mode setting OM external bus r	mode		
0000 0000н	I/O	Direct addressing area	I/O		I/O			
0000 0400H	I/O	Refer to I/O map	I/O		I/O			
0001 0000н	Access prohibited		Access prohibited		Access prohibited			
0004 0000н 0005 0000н	External area		Internal RAM 128K bytes		Internal RAM 64K bytes			
0006 0000н 0010 0000н	External area		Access prohibited		Access prohibited			
	External area		External area		External area			
FFFF FFFFH	: The	shaded portion is an ir	nternal area.					
After mode register setting the vector area is an internal area. Therefore before writing to the mode register it is necessary to rewrite the TBR register so that the vector area is changed to an external area.								

USER PROGRAM INITIALIZATION


The following sequence describes an example using built-in RAM. For the MB91306R, only the internal RAM area is different but the setting is same.

1. Hardware Setting Conditions




- 1) Assume that 1M bytes of external ROM is placed beginning at 0010 0000_H. Place the program at this location in the linker. (The following description can apply to other addresses than this one as well.)
- 2) Connect addresses A19 to A1 (1M bytes) to ROM, other addresses will use \overline{CSO} .
- 3) Set the mode pins (MD2, MD1, MD0) to external vectors.
- 4) Write the reset vector to 001F FFFCH. Likewise write the mode vector to 001F FFF8H.

2. Immediately After Reset Release



- After reset release, the CPU will attempt to load a mode vector from 000F FFF8_H, a reset vector from 000F FFFC_H, however because this will be an external vector, the CPU will have to go externally. However the CS0 default value causes 1M bytes of external ROM to be repeated in external space, so that the mode vector and the reset vector itself will load the contents written at 001F FFF8_H and 001F FFFC_H in external ROM.
- 2) The branch destination is set in the linker to an address in the area 001X XXXX_H, so that subsequent program execution will be in this area.

3. User Program Initialization Steps



- Set the TBR register so that the interrupt table is 001F FFXX_H, then perform initialization. This process also includes a chip select setting, and at the same time the CS0 address is set to be valid at 001X XXXX_H. The CS0 decoding result is the same before and after the setting, so that the CPU can continue to run programs on external ROM.
- 2) If necessary, initialize the contents of RAM.
- 3) Now initialization is complete, and the application program can be executed.

■ I/O MAP

This map shows the correlation between areas of memory space and individual registers in peripheral resources.

[How to read the map]

Address						Reg	jister	Block	
		+0		+1		+2	+3	BIOCK	
000000н		PDR		PDR0 [R/W]		[R/W]	PDR2 [R/W]	PDR3 [R/W]	T-unit
0000		XX	xxxxxxx			XXX	XXXXXXXX	XXXXXXXX	Port Data Register
		Read/write attributes							
			Register default value after reset						
Register name (1-column registers at address 4n, 2-column registers at address 4n + 2…)									
	Left most register address (for word access, the first column of the register contains the MSB end of the data)								

Note: Default register bit values are indicated as follows:

- "1" : Default value "1"
- "0" : Default value "0"
- "X" : Default value "X"
- "-" : No physical register at this location

Address		Reg	Diack		
Address	+0	+1	+2	+3	Block
000000н			PDR2 [R/W]		
000000			XXXXXXXX		
000004н			PDR6 [R/W]	PDR7 [R/W]	
0000048			XXXXXXXX	X	T-unit
00008н	PDR8 [R/W]	PDR9 [R/W]	PDRA [R/W]	PDRB [R/W]	Port Data Register
	XXXX	XXXXXXX-	XXXXXXXX	XXXXXXXX	
00000Сн		_	_		
000010н	PDRG [R/W]	PDRH [R/W]	PDRI [R/W]	PDRJ [R/W]	
0000108	XXX	XXX00XXX	XXXXX	XXXXXXXX	R-bus
000018н					Port Data Register
to 00001C⊦		_			
00001Cн 000020н					
to		_	_		Reserved
00003Сн					
000040н	EIRR [R/W]	ENIR [R/W]	ELVR [R/W]		Ext int
	0000000	00000000	0000	0000	
000044н	DICR [R/W]	HRCL [R/W]			DLYI/I-unit
	0	011111	(5)		
000048н	TMRLR		TMR		
	*****	XXXXXXXX			Reload Timer 0
00004Сн	_	_	TMCSR [R/W]		
	TMRLR	[\\\/]	0000 00000000 TMR [R]		
000050н		XXXXXXXXX		IKJ XXXXXXXX	
			TMCSR		Reload Timer 1
000054н	-	_	0000 00000000		
	TMRLR	[W]	TMR		
000058н		xxxxxxxx	XXXXXXXX XXXXXXXXX		
			TMCSR		Reload Timer 2
00005Сн	_	_		00000000	
000000	SSR [R/W]	SIDR [R/W]	SCR [R/W]	SMR [R/W]	
000060н	00001-00	XXXXXXXX	00000100	000-0-	UART0
000064 н	UTIM [R]	(UTIMR [W])	DRCL [W]	UTIMC [R/W]	
000004H	00000000	00000000 00000000 000001 U-TIMER 0			
000068н	SSR [R/W]	SIDR [R/W]	SCR [R/W]	SMR [R/W]	UART1
UUUUUUH	00001-00	XXXXXXXX	00000100	000-0-	
					(Continued

Address	Register				Block
Address	+0	+1	+2	+3	BIOCK
00006Cн		(UTIMR [W])	DRCL [W]	UTIMC [R/W]	U-TIMER 1
000000	0000000	0000000		000001	
000070н	SSR [R/W]	SIDR [R/W]	SCR [R/W]	SMR [R/W]	UART2
	00001-00	XXXXXXXX	00000100	000-0-	
000074 н		(UTIMR [W])	DRCL [W]	UTIMC [R/W]	U-TIMER 2
		0000000		000001	
000078 н	ADCR	[R]	ADCS	[R/W]	A/D Converter
00001011	XX	XXXXXXXX	0000000	0000000	sequential comparator
00007Cн		_	_		Reserved
000080н		_	_		Reserved
000084н		_	_		Reserved
000088н		_	_		Reserved
00008Cн		_	_		Reserved
000090н		_	_		Reserved
	IBCR [R/W]	IBSR [R/W]	ITBA	[R/W]	
000094н	00000000	00000000	00	0000000	
000000	ITMK	[R/W]	ISMK [R/W]	ISBA [R/W]	
000098н	0011	11111111	01111111	00000000	I ² C interface
00009Сн		IDAR [R/W]	ICCR [R/W]	IDBL [R/W]	
0000904		00000000	0-011111	0	
0000А0н		_	_		Reserved
0000A4н		_	_		Reserved
0000A8н		_	_		Reserved
0000ACн		_	_		Reserved
0000В0н		_	_		Reserved

Address		Re	gister		Plack
Address —	+0	+1	+2	+3	Block
000200н		DMACA	[R/W]		
00020011	00000	000 0000XXXX	XXXXXXXX XX	XXXXXX	
000204н		DMACB4			
	000	00000 000000		00000	
000208 н		DMACA			
	00000	000 0000XXXX		XXXXXX	
00020Сн		DMACB4			
	000	00000 000000		000000	
000210н		DMACA2			
	00000	000 0000XXXX		XXXXXX	
000214н		DMACB4			DMAC
	000	00000 000000		00000	
000218н					
	00000	000 0000XXXX			
00021Сн	000	DMACB4 00000 0000000			
	000			00000	
000220н	00000	DMACA4 000 0000XXXX			
	00000	DMACB4			
000224н	000	00000 000000		00000	
	000		0 0000000 000	00000	
000228н					
00022Сн					
to 00023Сн					Reserved
000230H		DMACE	R [R/W]		
000240н	0XX00			xxxxxxx	DMAC
000244н					
to					Reserved
000274н					
000278н			_		Reserved
00027Cн					Reserved
00027 CH					Reserved
000280н					
to 0002FCн			—		Reserved
					(Continued)

Address		Reg	Block		
Address	+0	+1	+2	+3	BIOCK
000300н		_	_		Reserved
000304н				ISIZE [R/W] 00	Instruction Cache
000308н to 0003E0н		_	_		Reserved
0003E4н		_		ICHRC [R/W] 0 - 000000	Instruction Cache
0003E8н to 0003ECн		_	_		Reserved
0003F0н	xxxxxx	BSD0 XX XXXXXXXX	[W] XXXXXXXX XX	xxxxxx	
0003F4н	xxxxxx		[R/W] XXXXXXXX XX	xxxxxx	Bit Search Module
0003F8н	xxxxxx	BSDC (X XXXXXXXX	[W] XXXXXXXX XX	xxxxxx	Bit Search Module
0003FCн	xxxxxx	BSRR (X XXXXXXXX	[R] XXXXXXXX XX	xxxxxx	
000400н	DDRG [R/W] 000	DDRH [R/W] 00011000	DDRI [R/W] 000000	DDRJ [R/W] 00000000	
000404 н		_	_		R-bus
000408 н		-	_		Port Direction Register
00040Сн		_	_		
000410н	PFRG [R/W] 0000	PFRH [R/W] 0000000-	PFRI [R/W] 00-00-		
000414 н		-	R-bus		
000418 н		-	_		Port Function Register
00041Cн			_		
000420н to 00043Cн		_	_		Reserved

Address		Reg	Black		
Address	+0	+1	+2	+3	Block
000440	ICR00 [R/W]	ICR01 [R/W]	ICR02 [R/W]	ICR03 [R/W]	
000440н	11111	11111	11111	11111	
000444	ICR04 [R/W]	ICR05 [R/W]	ICR06 [R/W]	ICR07 [R/W]	
000444н	11111	11111	11111	11111	Interrupt Control unit
000448 н	ICR08 [R/W]	ICR09 [R/W]	ICR10 [R/W]	ICR11 [R/W]	Interrupt Control unit
000440H	11111	11111	11111	11111	
00044Сн	ICR12 [R/W]	ICR13 [R/W]	ICR14 [R/W]	ICR15 [R/W]	
00044CH	11111	11111	11111	11111	
000450 н	ICR16 [R/W]	ICR17 [R/W]	ICR18 [R/W]	ICR19 [R/W]	
000430H	11111	11111	11111	11111	
000454 H	ICR20 [R/W]	ICR21 [R/W]	ICR22 [R/W]	ICR23 [R/W]	
0004348	11111	11111	11111	11111	
000458 н	ICR24 [R/W]	ICR25 [R/W]	ICR26 [R/W]	ICR27 [R/W]	
0004368	11111	11111	11111	11111	
00045Сн	ICR28 [R/W]	ICR29 [R/W]	ICR30 [R/W]	ICR31 [R/W]	
00043CH	11111	11111	11111	11111	Interrupt Control unit
000460 н	ICR32 [R/W]	ICR33 [R/W]	ICR34 [R/W]	ICR35 [R/W]	Interrupt Control unit
0004008	11111	11111	11111	11111	
000464 н	ICR36 [R/W]	ICR37 [R/W]	ICR38 [R/W]	ICR39 [R/W]	
0004048	11111	11111	11111	11111	
000468 н	ICR40 [R/W]	ICR41 [R/W]	ICR42 [R/W]	ICR43 [R/W]	
0004000	11111	11111	11111	11111	
00046С н	ICR44 [R/W]	ICR45 [R/W]	ICR46 [R/W]	ICR47 [R/W]	
0004008	11111	11111	11111	11111	
000470н					
to 00047Сн		_	_		
	RSRR [R/W]	STCR [R/W]	TBCR [R/W]	CTBR [W]	
000480н	10000000 *2	00110011 * ²	00XXXX00 *1	xxxxxxxx	
	CLKR [R/W]	WPR [W]	DIVR0 [R/W]	DIVR1 [R/W]	Clock Control unit
000484 н			-		
	00000000 *1	XXXXXXXX	00000011 *1	00000000 *1	
000488н		l	1	1	
to		-	_		Reserved
0005FCн					

*1: These registers have different default values at reset level. The value shown is the INIT level value.

*2: These registers have different default values at reset level. The value shown is the INIT level value from the INIT pin.

Additess +0 +1 +2 +3 Block 000600 ₁ DDR2 [R/W] 0000000 DDR2 [R/W] 0000000	Address		Reg	Block		
000600+1 — — 0000000 Image: Constraint of the	Address	+0	+1	+2	+3	BIOCK
Image: Constraint of the second sec	000600			DDR2 [R/W]		
000604н 000608н -0000 — — 00000000 00000000 00000000 T-unit Port Direction Register 0006002н — — — — — — Port Direction Register 0006104 0006104 — — — — — — 0006104 — — — — — — 0006104 — — — — — — 0006104 — — — — — — 0006104 — — — PFR6 [R/W] PFR7 [R/W] PFR7 [R/W] PFR7 [R/W] 0006104 PFR8 [R/W] PFR9 [R/W] PFR4 [R/W] PFR4 [R/W] 0000000 0000000 0006204 — — — — — Port Function Register 0006284+ 10 0000000 0000000 11111X0 0000000 Port Function Register 0006428+ 10 ASR0 [R/W] ACR0 [R/W] ACR1 [R/W] Reserved 0006444+ 10 <td>000000</td> <td></td> <td></td> <td>00000000</td> <td></td> <td></td>	000000			00000000		
$ \begin{array}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	000604			DDR6 [R/W]	DDR7 [R/W]	
000608н 0000 0000000 0000000 0000000 00060C+	0000048			00000000	00000000	
0-000 00000000 00000000 00000000 00060CH	0006084	DDR8 [R/W]	DDR9 [R/W]	DDRA [R/W]	DDRB [R/W]	Port Direction Register
ООО610+ — … … … … … … … … … … 0000000 … … … … 1111111 … … 0000000 … … 11111111 … … 11111111 … … Port Function Register Port Function Register … <td>000000</td> <td>0000</td> <td>00000000</td> <td>00000000</td> <td>00000000</td> <td></td>	000000	0000	00000000	00000000	00000000	
000614+i - - PFR6 [R/W] 11111111 PFR7 [R/W] 1 000618+i PFR8 [R/W] 1-0-i PFR9 [R/W] 11111111 PFR4 [R/W] 0-001101 PFR81 [R/W] 0000000 00061C+i PFR82 [R/W] 00 Port Function Register 000620+i Port Function Register 000622+i to 000628+i to 000640+i Reserved Reserved 000640+i 0000000 ASR0 [R/W] 0000000 ACR0 [R/W] 1111XX00 0000000 Reserved 000644+i 0000000 ASR1 [R/W] XXXXXXX XXXXXX ACR2 [R/W] XXXXXXXX XXXXXX 000644+i 000644+i ASR3 [R/W] XXXXXXX XXXXX ACR3 [R/W] XXXXXXXX XXXXX 000645+i XXXXXXX XXXXX XXXXXX ACR3 [R/W] XXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXX	00060Cн		-	_		
000614нн — — 1111111 1 000618нн PFR8 [R/W] PFR9 [R/W] PFRA [R/W] PFRB1 [R/W] 0000000 00061C+ PFRB2 [R/W] 1111111- 0.001101 0000000 00061C+ PFRB2 [R/W] Port Function Register 000620+ Reserved 000628+ Reserved 000640+ ASR0 [R/W] ACR0 [R/W] ACR0 [R/W] 000644+ ASR1 [R/W] XXXXXXX XXXXX XXXXXXXX 000644+ ASR2 [R/W] ACR1 [R/W] XXXXXXX XXXXX XXXXXX XXXXXXXX XXXXXX XXXXXXXX 000648+ ASR2 [R/W] ACR2 [R/W] XXXXXXXX XXXXX XXXXXX XXXXXXXX XXXXXX YXXXXXXX 000640+ ASR3 [R/W] ACR3 [R/W] XXXXXXXX XXXXXX XXXXXXXX XXXXXX YXXXXXXX 000640+ ASR3 [R/W] ACR3 [R/W] XXXXXXXX XXXXXX XXXXXXXXXXXXXXXXXX YXXXXXXXXXXXXXXXXXXX	000610 н	—		_		
Image: Constraint of the served Image: Conserved Image: Constraint of the serv	000614.			PFR6 [R/W]	PFR7 [R/W]	
000618+i 10 1111111- 0-001101 0000000 00061C+i PFRB2 [R/W] 00	000614н		_	11111111	1	
10 1111111- 0-001101 0000000 00061C _H PFRB2 [R/W] 00 T-unit Port Function Register 000620 _H Register 000622 _H to 000628 _H to 000635 _H Reserved 000640 _H ASR0 [R/W] ACR0 [R/W] 000640 _H ASR1 [R/W] ACR1 [R/W] 000644 _H ASR1 [R/W] ACR1 [R/W] 000644 _H ASR3 [R/W] ACR1 [R/W] 000644 _H ASR3 [R/W] ACR2 [R/W] 000644 _H ASR3 [R/W] ACR3 [R/W] 000644 _H ASR3 [R/W] ACR3 [R/W] 000648 _H ASR3 [R/W] ACR3 [R/W] 000640 _H ASR3 [R/W] ACR4 [R/W] 000650 _H ASR4 [R/W] ACR5 [R/W] 000650 _H ASR4 [R/W] ACR5 [R/W	000619	PFR8 [R/W]	PFR9 [R/W]	PFRA [R/W]	PFRB1 [R/W]	
00061CH PFRB2 [R/W] 00	0000100	10	1111111-	0-001101	0000000	T
000 00 Contract 000620н	00061Cu	PFRB2 [R/W]				
000624н − Reserved 000628h to 00063FH − Reserved 000640H ASR0 [R/W] ACR0 [R/W] 000640H ASR1 [R/W] ACR1 [R/W] 000640H ASR1 [R/W] ACR1 [R/W] 000644H ASR2 [R/W] ACR2 [R/W] 000648H ASR2 [R/W] ACR2 [R/W] 000640H ASR3 [R/W] ACR3 [R/W] 000640H ASR2 [R/W] ACR3 [R/W] 000640H ASR3 [R/W] ACR3 [R/W] 000640H ASR3 [R/W] ACR3 [R/W] 000640H ASR4 [R/W] ACR4 [R/W] 000650H ASR4 [R/W] ACR5 [R/W]	0000108	00				
Image: Note of the system of the s	000620н		_			
to 00063FH — Reserved 000640H ASR0 [R/W] ACR0 [R/W] 000640H 0000000 0000000 1111XX00 0000000 000644H ASR1 [R/W] ACR1 [R/W] 000648H ASR2 [R/W] ACR2 [R/W] 000648H ASR3 [R/W] ACR3 [R/W] 000640H ASR3 [R/W] ACR3 [R/W] 000650H ASR4 [R/W] ACR4 [R/W] 000650H ASR5 [R/W] ACR5 [R/W]	000624 н		_			
00063Fн ASR0 [R/W] ACR0 [R/W] 000640H ASR0 [R/W] ACR0 [R/W] 000640H 000000000000 1111XX00 0000000 000644H ASR1 [R/W] ACR1 [R/W] 000648H ASR2 [R/W] ACR2 [R/W] 000648H ASR3 [R/W] ACR3 [R/W] 00064CH ASR3 [R/W] ACR3 [R/W] 000650H ASR4 [R/W] ACR4 [R/W] 000654H ASR5 [R/W] ACR5 [R/W]						
000640н ASR0 [R/W] ACR0 [R/W] 000640н 0000000 0000000 1111XX00 0000000 000644н ASR1 [R/W] ACR1 [R/W] XXXXXXX XXXXX XXXXXXX XXXXXXXX 000648н ASR2 [R/W] ACR2 [R/W] 000648h ASR3 [R/W] ACR3 [R/W] 00064Ch ASR3 [R/W] ACR3 [R/W] 00064Ch ASR4 [R/W] ACR3 [R/W] 000650h ASR4 [R/W] ACR4 [R/W] 000650h ASR5 [R/W] ACR5 [R/W]			-	_		Reserved
000640н 0000000 0000000 1111XX00 0000000 00644н ASR1 [R/W] ACR1 [R/W] 000644н XXXXXXX XXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		ASR0	[R/W]	ACR0	[R/W]	
000644н XXXXXXX XXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000640н					
000644н XXXXXXX XXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		ASR1	[R/W]	ACR1	[R/W]	
000648н XXXXXXX XXXXXXX XXXXXXXXXXXXX T-unit 00064Cн ASR3 [R/W] ACR3 [R/W] T-unit 00064Ch XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000644н			XXXXXXXX	xxxxxxx	
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000040	ASR2	[R/W]	ACR2	[R/W]	
00064Cн ASR3 [R/W] ACR3 [R/W] XXXXXXX XXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000648н	XXXXXXXX	XXXXXXXX	XXXXXXXX	xxxxxxxx	T
XXXXXXX XXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000040	ASR3	[R/W]	ACR3	[R/W]	i -unit
000650н XXXXXXXX XXXXXXX XXXXXXXX ASR5 [R/W] ACR5 [R/W]	00064CH	XXXXXXXX	XXXXXXXX	XXXXXXXX		
XXXXXXX XXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000650	ASR4	[R/W]	ACR4	[R/W]	
000654	HUCCOUL	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXXXX	000654	ASR5	[R/W]	ACR5	[R/W]	
	000034H	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	

A al al una a a		Reg	ister		Diash
Address	+0	+1	+2	+3	Block
000658н	ASR6	[R/W]	ACR6	[R/W]	
HOCOUUU	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
00065Сн	ASR7	[R/W]	ACR7	[R/W]	
00003CH	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
000660н	AWR0	[R/W]	AWR1	[R/W]	
000000H	011111111	11111111	XXXXXXXX	XXXXXXXX	
000664н	AWR2	[R/W]	AWR3	[R/W]	
0000048	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
000668н	AWR4	[R/W]	AWR5	[R/W]	
000000H	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
00066Сн	AWR6	[R/W]	AWR7	[R/W]	
00000CH	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	T-unit
000670 н		_	_		
000674 н		_	_		
000678н	IOWR0 [R/W]	IOWR1 [R/W]	IOWR2 [R/W]		
0000708	XXXXXXXX	XXXXXXXX	XXXXXXXX		
00067Cн		_	_		
000680н	CSER [R/W]	CHER [R/W]		TCR [R/W]	
000000H	00000001	11111111		00000000	
000684 н		_	_		
000684н					
to 0007F8⊦		_	_		Reserved
0007FCн		_	_		
000800н					
to 000AFCн		_	_		Reserved
000В00н	ESTS0 [R/W]	ESTS1 [R/W]	ESTS2 [R]		
	X0000000	XXXXXXXX	1XXXXXXX		DSU
000B04 н	ECTL0 [R/W]	ECTL1 [R/W]	ECTL2 [W]	ECTL3 [R/W]	
	0X000000	00000000	000X0000	00X00X11	
				•	(Continued

Addusses		Reg	ister		Dissis
Address	+0	+1	+2	+3	Block
000000	ECNT0 [W]	ECNT1 [W]	EUSA [W]	EDTC [W]	
000B08н	XXXXXXXX	XXXXXXXX	XXX00000	0000XXXX	
000В0Сн	EWPT	[R]			
UUUBUCH	00000000	0000000		_	
000B10н	EDTR0	[W]	EDTR1	[W]	
000D10H	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	
000B14⊦					
to 000В1Сн		-	_		
		EIA0	[W]		
000В20н	XXXXXXX	xx xxxxxxxx	XXXXXXXX XX	XXXXXX	
		EIA1	[W]		
000B24н	XXXXXXX	xx xxxxxxxx	xxxxxxx x	XXXXXX	
000000		EIA2	[W]		
000B28н	XXXXXXX	xx xxxxxxxx	XXXXXXXX XX	XXXXXX	
000В2Сн		EIA3	[W]		
UUUDZCH	XXXXXXX	XX XXXXXXXX	XXXXXXXX XX	XXXXXX	
000 В 30н		EIA4	[W]		DSU
COODOON	XXXXXXX	XX XXXXXXXX	XXXXXXXX XX	XXXXXX	
000B34н		EIA5	[W]		
	XXXXXXX	XX XXXXXXXX		XXXXXX	
000B38н		EIA6			
	XXXXXXX	XX XXXXXXXX		XXXXXX	
000В3Сн		EIA7			
	XXXXXXX	XX XXXXXXXX		XXXXXXX	
000 В40 н	~~~~~~	EDTA			
		XX XXXXXXXX			
000B44н	~~~~~	EDTM XX XXXXXXXX		~~~~~	
		EOA0		^^^^	
000B48н	*****	XX XXXXXXXX		~~~~~	
		EOA1			
000В4Сн	XXXXXXX	XX XXXXXXXX		XXXXXX	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	EPCR			
000 В 50н	XXXXXXX	XX XXXXXXXX		XXXXXX	

Address –		Re	gister		Block			
Address	+0	+1	+2	+3	BIOCK			
000B54н		EPSF	R [R/W]					
000000411	XXXXX	XXX XXXXXXX	x xxxxxxxx	XXXXXXX				
000B58н		EIAM						
	XXXXX	XXX XXXXXXXX		XXXXXXXX				
000B5CH		EIAM						
	XXXXX	XXX XXXXXXXX		XXXXXXXX				
000B60н			EODM0 [W]		DSU			
	XXXXX			(XXXXXXX				
000B64н			EODM1 [W]					
	XXXXX	XXX XXXXXXX		XXXXXXX				
000B68н	~~~~~		0 [W]	~~~~~				
	XXXXX.							
000В6Сн	VVVVV		1 [W] x x x x x x x x x x	/~~~~				
000B70н	~~~~	XXX XXXXXXX	~ ^^^^ /					
to					Reserved			
000FFCH								
001000н		DMASA	0 [R/W]					
00100011	XXXXXX	(XX_XXXXXXX)	x_xxxxxxxxx	XXXXXXXX				
001004н		DMADA						
	XXXXXX	(XX_XXXXXXXX		XXXXXXXX				
001008 н		DMASA						
	XXXXXX	(XX_XXXXXXXX		XXXXXXXX				
00100Cн		DMADA						
	XXXXXX	(XX_XXXXXXX)		XXXXXXXX				
001010н		DMASA			DMAC			
	XXXXXX							
001014н	~~~~~			~~~~~				
	~~~~~	XXX_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX						
001018 _H	~~~~~	XXX_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		*****				
		DMADA						
00101Сн	XXXXXX	XXX_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		xxxxxxx				
	~~~~~	DMASA						
001020н	XXXXXX	(XX_XXXXXXX)		xxxxxxxx				
		DMADA						
001024н	xxxxxx	(XX_XXXXXXX)		xxxxxxxx	DMAC			

■ INTERRUPT SOURCES AND INTERRUPT VECTORS

	Interrupt	number		Offeret	TBR default address	
Interrupt source	Decimal	Hex	Interrupt level	Offset		
Reset	0	00	—	3FCн	000FFFFCH	
Mode vector	1	01	—	3F8н	000FFFF8H	
System reserved	2	02	_	3F4н	000FFFF4н	
System reserved	3	03		3F0н	000FFFF0н	
System reserved	4	04	_	ЗЕСн	000FFFECH	
System reserved	5	05		3E8н	000FFFE8H	
System reserved	6	06	—	3E4н	000FFFE4H	
Coprocessor absent trap	7	07	—	3E0н	000FFFE0H	
Coprocessor error trap	8	08		3DCн	000FFFDCн	
INTE instruction	9	09	—	3D8н	000FFFD8H	
Instruction break exception	10	0A		3D4н	000FFFD4H	
Operand break trap	11	0B	—	3D0н	000FFFD0H	
Step trace trap	12	0C	—	3ССн	000FFFCCн	
NMI request (tool)	13	0D	—	3С8н	000FFFC8H	
Undefined instruction exception	14	0E		3С4н	000FFFC4H	
NMI requ	15	0F	15 (Fн)	3С0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	
External interrupt 2	18	12	ICR02	3В4н	000FFFB4H	
External interrupt 3	19	13	ICR03	3В0н	000FFFB0H	
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACH	
External interrupt 5	21	15	ICR05	ЗА8 н	000FFFA8H	
External interrupt 6	22	16	ICR06	3А4н	000FFFA4H	
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	
Reload timer 0	24	18	ICR08	39С н	000FFF9Cн	
Reload timer 1	25	19	ICR09	398н	000FFF98н	
Reload timer 2	26	1A	ICR10	394н	000FFF94н	
UART0(RX completed)	27	1B	ICR11	390н	000FFF90н	
UART1(RX completed)	28	1C	ICR12	38Сн	000FFF8Cн	
UART2(RX completed)	29	1D	ICR13	388н	000FFF88н	
UART0(TX completed)	30	1E	ICR14	384н	000FFF84н	
UART1(TX completed)	31	1F	ICR15	380н	000FFF80н	
UART2(TX completed)	32	20	ICR16	37Сн	000FFF7CH	
DMAC0(end, error)	33	21	ICR17	378н	000FFF78н	

• • •	Interrupt	number				
Interrupt source	Decimal	Hex	Interrupt level	Offset	TBR default address	
DMAC1(end, error)	34	22	ICR18	374н	000FFF74н	
DMAC2(end, error)	35	23	ICR19	370н	000FFF70н	
DMAC3(end, error)	36	24	ICR20	36Сн	000FFF6Cн	
DMAC4(end, error)	37	25	ICR21	368н	000FFF68н	
A/D	38	26	ICR22	364н	000FFF64н	
l ² C	39	27	ICR23	360н	000FFF60H	
System reserved	40	28	ICR24	35Сн	000FFF5Cн	
System reserved	41	29	ICR25	358н	000FFF58н	
System reserved	42	2A	ICR26	354н	000FFF54н	
System reserved	43	2B	ICR27	350н	000FFF50н	
U-TIMER0	44	2C	ICR28	34Сн	000FFF4Cн	
U-TIMER1	45	2D	ICR29	348н	000FFF48н	
U-TIMER2	46	2E	ICR30	344н	000FFF44н	
Time base timer overflow	47	2F	ICR31	340н	000FFF40н	
System reserved	48	30	ICR32	33Сн	000FFF3Cн	
System reserved	49	31	ICR33	338н	000FFF38н	
System reserved	50	32	ICR34	334н	000FFF34н	
System reserved	51	33	ICR35	330н	000FFF30н	
System reserved	52	34	ICR36	32Сн	000FFF2Cн	
System reserved	53	35	ICR37	328н	000FFF28н	
System reserved	54	36	ICR38	324н	000FFF24н	
System reserved	55	37	ICR39	320н	000FFF20н	
System reserved	56	38	ICR40	31Сн	000FFF1Cн	
System reserved	57	39	ICR41	318н	000FFF18н	
System reserved	58	ЗA	ICR42	314н	000FFF14н	
System reserved	59	3B	ICR43	310н	000FFF10H	
System reserved	60	3C	ICR44	30Сн	000FFF0Cн	
System reserved	61	3D	ICR45	308н	000FFF08н	
System reserved	62	3E	ICR46	304н	000FFF04н	
Delay interrupt source bit	63	3F	ICR47	300н	000FFF00н	
System reserved (REALOS use)	64	40	—	2FCн	000FFEFCн	
System reserved (REALOS use)	65	41		2F8н	000FFEF8н	
System reserved	66	42		2F4н	000FFEF4н	
System reserved	67	43		2F0н	000FFEF0н	
System reserved	68	44	—	2ECн	000FFEECн	

	Interrupt	number		Offeet	TPD default address
Interrupt source	Decimal	Hex	Interrupt level	Offset	TBR default address
System reserved	69	45		2E8н	000FFEE8H
System reserved	70	46		2E4н	000FFEE4H
System reserved	71	47		2E0н	000FFEE0H
System reserved	72	48		2DCн	000FFEDCн
System reserved	73	49		2D8н	000FFED8н
System reserved	74	4A	—	2D4н	000FFED4н
System reserved	75	4B	—	2D0н	000FFED0H
System reserved	76	4C	—	2CCн	000FFECCн
System reserved	77	4D	—	2C8 н	000FFEC8H
System reserved	78	4E	—	2C4н	000FFEC4H
System reserved	79	4F		2С0н	000FFEC0H
Used by INT instructions	80 to 255	50 to FF		2ВСн to 000н	000FFEBCн to 000FFC00н

PERIPHERAL RESOURCES

1. Interrupt Controller

(1) Overview

The interrupt controller receives and processes arbitration of interrupts.

•Hardware Configuration

This module is configured from the following elements.

- ICR register
- Interrupt priority determination circuit
- · Interrupt level and interrupt number (vector) generator
- · Hold request removal request generator

•Principal Functions


This module primarily provides the following functions.

- NMI request / interrupt request detection
- · Order of priority determination (according to level and number)
- Notification (to CPU) of interrupt level of source according to determination
- Notification (to CPU) of interrupt number of source according to determination
- Instruction (to CPU) to recover from stop mode when an interrupt other than NMI/interrupt level "11111" is generated
- · Generation of hold request removal requests to the bus master

(2) Register List

	bit 7	6	5	4	3	2	1	0	_
ddress: 00000440н				ICR4	ICR3	ICR2	ICR1	ICR0	
dress: 00000441H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000442н	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000443н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000444H	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000445н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000446H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000447н	—		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000448н	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000449н	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
Address: 0000044AH	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000044BH	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000044Сн	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000044DH	_	_		ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000044EH	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000044FH	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000450н	_	_		ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000451н	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000452н	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000453н	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000454H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000455H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000456н	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000457н				ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000458H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 00000459H	_			ICR4	ICR3	ICR2	ICR1	ICR0	
Address: 0000045AH	_			ICR4	ICR3	ICR2	ICR1	ICR0	
ddress: 0000045BH	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
Address: 0000045CH	_			ICR4	ICR3	ICR2	ICR1	ICR0	
Address : 0000045DH	_			ICR4	ICR3	ICR2	ICR1	ICR0	
Address: 0000045EH	_		_	ICR4	ICR3	ICR2	ICR1	ICR0	
Address: 0000045FH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	
	·			R	R/W	R/W	R/W	R/W	

ddress: 00000460H ddress: 00000461H ddress: 00000462H ddress: 00000463H ddress: 00000464H	bit 7	6 	5 —	4 ICR4	3 ICR3	2 ICR2	ICR1	0 ICR0	
ddress: 00000462н ddress: 00000463н	_	_					IONT	ICRU	ICR32
ddress: 00000463н	_			ICR4	ICR3	ICR2	ICR1	ICR0	ICR33
		—	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR34
dress: 00000464H	_			ICR4	ICR3	ICR2	ICR1	ICR0	ICR35
	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR36
ddress: 00000465н	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR37
ddress: 00000466н	—		—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR38
ddress: 00000467н	_	_		ICR4	ICR3	ICR2	ICR1	ICR0	ICR39
ddress: 00000468н	—			ICR4	ICR3	ICR2	ICR1	ICR0	ICR40
ddress: 00000469н			_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR41
ddress: 0000046Ан	—	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR42
ddress: 0000046Вн	—	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR43
ddress: 0000046Сн	—		—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR44
ddress: 0000046Dн	—		—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR45
ddress: 0000046Ен	—	_	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR46
ddress: 0000046Fн	_	_	—	ICR4	ICR3	ICR2	ICR1	ICR0	ICR47
				R	R/W	R/W	R/W	R/W	
droop, cocco, -									
ddress: 00000045н	MHALTI		—	LVL4	LVL3	LVL2	LVL1	LVL0	HRCL
	R/W			R	R/W	R/W	R/W	R/W	




2. External Interrupt - NMI Control Block

(1) Overview

The External Interrupt-control block controls external interrupt requests input at the NMI and INT0 to INT7 pins. The request level can be selected from "H," "L," "rising edge," or "falling edge" detection (except for NMI).

(2) Register List

bit	7	6	5	4	3	2	1	0				
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0				
• External interrupt source	e registe	er (EIRR))									
bit	15	14	13	12	11	10	9	8				
	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0				
	Request level setting register (ELVR)											
bit	15	14	13	12	11	10	9	8				
	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4				
bit	7	6	5	4	3	2	1	0				
	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0				



3. REALOS Related Hardware


REALOS related hardware is used by the REALOS operating system. Therefore, when REALOS is in use, these resources cannot be used by user programs.


• Delay Interrupt Module

(1) Overview

The delay interrupt module is a module that generates interrupts for task switching. This module can be used with software instructions to generate and cancel interrupts to the CPU.

(2) Register List







• Bit Search Module

(1) Overview

Searches data written to input registers for "0" or "1" or change points, and outputs the value of the detected bits.

(2) Register List





4. 16-bit Reload Timer

(1) Overview

The 16-bit timer is configured from a 16-bit down-counter, 16-bit reload register, prescaler for internal count clock generation, and a control register.

For the input clock signal, a selection of three internal clock signals (machine clock multiplied by 2, 8, or 32) or external clock is provided.

The output pin (TOUT) produces a toggle output waveform at every underflow in reload mode, and a square wave indicating counting in progress in one-shot mode.


The input pin (TIN) can be used for event input in external event count mode, and trigger input or gate input in internal clock mode.

The external event count function can be used in reload mode or as a frequency multiplier in external clock mode.

The MB91306R/MB91307R contain 3 channels (0 to 2) of this timer.

(2) Register List

• Control status register (TMCSR)									
	15	14	13	12	11	10	9	8	-	
	—		_	_	CSL1	CSL0	MOD2	MOD1		
	7	6	5	4	3	2	1	0		
	MOD0	—	OUTL	RELD	INTE	UF	CNTE	TRG		
• 16-bit timer register (TMR)										
	15							0		
• 16-bit reload register (T	MRLR)									
	15							0		
	-									



5. U-TIMER (16 bit timer for UART baud rate generation)

(1) Overview


The U-TIMER is a 16-bit timer used to generate the baud rate for the UART. Any desired baud rate can be set using the combination of chip operating frequency and U-TIMER reload value.


The U-TIMER can also be used as an interval timer by generating an interrupt from a count underflow event.

This device features a 3-channel built-in U-TIMER. By connecting two U-TIMER channels used as interval timers in a cascade connection, it is possible to count intervals up to a maximum of $2^{32} \times \phi$.

The available case connections are channel 0 to channel 1, and channel 1 to channel 2.

(2) Register List





6. UART

(1) Overview

The UART is an I/O port for asynchronous (start-stop synchronized) or CLK synchronized transmission, providing the following features. This device features a 3-channel built-in UART.


- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission enabled
- Supports multi-processor mode
- Fully programmable baud rate

Built-in timer can be set to any desired baud rate (see U-TIMER description)

- Independent baud rate setting from external clock enabled.
- Error detection functions (parity, framing, overrun)
- Transfer signal NRZ encoded
- DMA transfer start from interrupt enabled
- DMAC interrupt source cleared by write operation to DRCL register.

(2) Register List

	15			8	7			0	
		SC	CR			SN	/IR		(R/W)
		SS	SR		<u>s</u>	SIDR (R)/	SODR (W)	(R/W)
		DR	CL						(W)
		81	pit			81	oit		
Serial input register/Seria	al output	registe	(SIDR/S	ODR)					
	7	6	5	4	3	2	1	0	
	D7	D6	D5	D4	D3	D2	D1	D0	
Serial status register (SS									
	7	6	5	4	3	2	1	0	
	PE	ORE	FRE	RDRF	TDRE	_	RIE	TIE	
Serial mode register (SM	1R)								
	7	6	5	4	3	2	1	0	
	MD1	MD0			CS0		SCKE	_	
Serial control register (Serial control r	CR)								
	7	6	5	4	3	2	1	0	
	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	
DRCL register (DRCL)									
	7	6	5	4	3	2	1	0	
	_	_	_	_		_		_	



7. A/D Converter (Sequential comparison type)

(1) Overview


This A/D converter is a module that coverts analog input voltages to digital values, and provides the following features.

- Minimum conversion time 5.4 µs/ch (at machine clock 33 MHz-CKLP)
- Built-in sample & hold circuit
- Resolution 10 bits (8-bit accuracy)
- Analog input: 4 channels by program selection Single conversion mode: Conversion on 1 select channel
 Scan conversion mode: Select continuous multiple channels. Up to 4 channels can be selected by program. Continuous conversion mode: Continuous conversion on selected channel
 Stop conversion mode: 1-channel conversion then pause and wait until the next start is applied (enables synchronized conversion start)
- DMA transfer start from interrupt enabled
- Start sources can be selected from software, external trigger (falling edge), reload timer (rising edge).

(2) Register List

Control status register bit	15	14	13	12	11	10	9	8	
	BUSY	INT	INTE	PAUS	STS1	STS0	STRT		
bit	7	6	5	4	3	2	1	0	
	MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	
Data register (ADCR)									
bit	15	14	13	12	11	10	9	8	
	_	_	_	—	_		9	8	
bit	7	6	5	4	3	2	1	0	
	7	6	5	4	3	2	1	0	

(3) Block Diagram



(4) Precautions for Use:

When the A/D converter is started from an external trigger or internal timer, the ADCS register A/D start source bits STS1, STS0 are set, and at this time the input values for the external trigger and internal timer should be set to the inactive side. If these values are set to the active side, abnormal operation may result.

When setting the STS1, STS0 bits, set $\overline{\text{ATG}}$ = "1" input, reload timer (channel 2) = "0" output.

Note : If internal impedance is higher than the specified value, it may not be possible to obtain analog input value sampling within the specified sampling time, so that proper results will not be obtained.

8. I²C Interface

(1) Overview

The I²C interface operates as a master/slave device on the I²C bus at serial I/O ports with IC bus support. The following features are provided.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transfer direction detection function
- Start condition repeat generation and detection function
- Bus error detection function
- 10-bit/7-bit master/slave addressing
- Compatible with standard mode (Max 100 Kbps) or high speed mode (Max 400 Kbps)
- Transfer end interrupt/bus error interrupt generation


(2) Register List

Bus Control F	Register (IBCR)								
		15	14	13	12	11	10	9	8
Address :	: 000094н	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT
C	Default value \rightarrow	R/W 0							
Bus Status R	legister (IBSR)								
	Address : 000095н	7	6	5	4	3	2	1	0
Address		BB	RSC	AL	LRB	TRX	AAS	GCA	ADT
Γ	Default value \rightarrow	R 0							
10-Bit Slave Address Register									
	_	15	14	13	12	11	10	9	8
Address	: 000096н	—	—	—	—	—	—	TA9	TA8
Γ	Default value \rightarrow							R/W 0	R/W 0
		7	6	5	4	3	2	1	0
Address	: 000097н	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0
C	Default value \rightarrow		R/W 0						

(Continued)

(Continued)

• 10-Bit Slave Address M	lask Regist	er (ITM	()							
		15	14	13	12	11	10	9	8	
Address : 0000	98н	ENTB	RAL	_	_	_	—	TM9	TM8	
Default	t value \rightarrow	R/W 0	R 0					R/W 1	R/W 1	
		7	6	5	4	3	2	1	0	
Address : 0000	99н	TM7	TM6	TM5	TM4	ТМЗ	TM2	TM1	TM0	
Default	t value \rightarrow	R/W 1								
• 7-Bit Slave Address Register (ISBA)										
	.	7	6	5	4	3	2	1	0	
Address : 0000	9Вн		SA6	SA5	SA4	SA3	SA2	SA1	SA0	
Default	t value \rightarrow	—	R/W 0							
7-Bit Slave Address Ma	ask Registe	r (ISMK)								
Address : 0000	QΔ	15	14	13	12	11	10	9	8	
Address . 0000	JAH	ENSB	SM6	SM5	SM4	SM3	SM2	SM1	SM0	
Defaul	t value \rightarrow	R/W 0	R/W 1							
Data Register (IDAR)										
	. 000000	7	6	5	4	3	2	1	0	
Address : 0000	9DH	D7	D6	D5	D4	D3	D2	D1	D0	
Default	t value \rightarrow	R/W 0								
Clock Control Register	(ICCR)									
	0	15	14	13	12	11	10	9	8	
Address : 0000	ЭЕН	TEST	—	EN	CS4	CS3	CS2	CS1	CS0	
Default	t value \rightarrow	W 0	_	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
Clock Disable Register	(IDBL)									
Address · 0000	05	7	6	5	4	3	2	1	0	
Address : 0000	ЭГ ⁻ Н		—	—	—	_	—	—	DBL	
Default	value \rightarrow	_	_	_		_	_	_	R/W 0	



9. DMAC (DMA Controller)

(1) Overview

This module is used to accomplish DMA (Direct Memory Access) transfer on FR family devices.

DMA transfer controlled by this module increases system performance by enabling high speed transfer of many types of data without going through the CPU.

•Hardware Configuration

This module is principally configured from the following units:

- · Five independent DMA channels
- · 5 channels independent access control circuit
- 32-bit address registers (reload enabled: 2 per channel)
- 16-bit transfer count registers (reload enabled: 2 per channel)
- 4-bit block count registers (1 per channel)
- External transfer request input pins: DREQ0, DREQ1, DREQ2 (ch0, ch1, ch2 only)
- External transfer request acknowledge output pins: DACK0, DACK1, DACK2 (ch0, ch1, ch2 only)
- DMA output completed pins: DEOP0, DEOP1, DEOP2 (ch0, ch1, ch2 only)
- Fly-by transfer (memory to I/O, memory to memory) (ch0, ch1, ch2 only)
- Two-cycle transfer

Principal Functions

Data transfer using the DMAC module primarily involves the following functions:


- Supports independent data transfer on multiple channels (5 channels)
- (1) Order of priority (ch0 > ch1 > ch2 > ch3 > ch4)
- (2) The order can be reversed between ch0 and ch1.
- (3) DMAC startup sources
- Input from an external-only pin (edge detection/level detection, ch0, ch1, ch2 only)
- Request from a built-in peripheral (shared interrupt request, including external interrupts)
- Software request (register write)
- (4) Transfer modes
 - Demand transfer / burst transfer / step transfer / block transfer
 - Addressing mode 32-bit full address designation (increment/decrement/fixed) (address increment can be specified up to -255 to +255)
 - Data type, byte / half-word / word length
 - Single-shot / reload selection available

(2) Register Descriptions

ch0 Control/status register A ch0 Control/status register B ch1 Control/status register A ch1 Control/status register B ch2 Control/status register A ch2 Control/status register B ch3 Control/status register B ch4 Control/status register A ch4 Control/status register B Overall control register

ch0 Transfer source address register ch0 Transfer source address register ch1 Transfer source address register ch1 Transfer source address register ch2 Transfer source address register ch2 Transfer source address register ch3 Transfer source address register ch4 Transfer source address register ch4 Transfer source address register

DMAC	A0 0000 B0 0000 A1 0000	204н					
-	A1 0000	-					
DMAC		208H					
DMAC	B1 0000	20Сн					
DMAC	A2 0000	210 н					
DMAC	B2 0000	214н					
DMAC	A3 0000	218H					
DMAC	B3 0000	21Сн					
DMAC	A4 0000	220н					
DMAC	B4 0000	224н					
DMAC	R 0000	240H					
DMAS	A0 0001	000н					
DMAD	A0 0001	004H					
DMAS	A1 0001	008H					
DMAD	A1 0001	00Сн					
DMAS	A2 0001	010н					
DMAD	A2 0001	014н					
DMAS	A3 0001	018н					
DMAD	A3 0001	01Сн					
DMAS	A4 0001	020н	I 🗌				
DMAD	A4 0001	024н	I 🗌				



10. External Interface

(1) Overview

The external interface controller controls the interface between the LSI's internal bus and external memory or I/ O devices.

This section describes the functions of the external interface.


(2) Features

- Up to 32 bit-length (4G bytes space) address output.
- Connects directly to many external memory (8 bit/16 bit) devices, allows control of multiple access timings. Asynchronous SRAM, asynchronous ROM/Flash memory (multiple write strobe type or byte enable type) Page mode ROM/flash memory (2/4/8 page size enabled) Burst ROM/Flash memory (MBM29BL160D/161D/162D etc.) Address/data multiplexed bus (8 bit/16 bit width only) Synchronous memory* (ASIC built-in memory etc.)
 *: Does not connect to synchronous SRAM.
- 8 independent bank (chip select area) settings, each with corresponding chip select output available Each area size can be set in multiples of 64K bytes (from 64K bytes to 2G bytes per chip select area). Each area can be set in any desired area of logic address space (boundaries limited by area size).
- The following functions can be independently set for each chip select area. Chip select area enable/disable (no access to prohibited areas) Access timing type for each area, etc. Detailed access timing settings (individual access type settings for wait cycle, etc.) Data bus width setting (8 bit/16 bit) Byte ordering endian setting* (big or little).
 *: CS0 area available with big endian only.

Write prohibited setting (read-only areas) Internal cache loading enable/disable settings Pre-fetch function enable/disable settings Maximum burst length setting (1,2,4,8)

- Different detailed timing settings for each access timing type
 Different settings can be used for each chip select area even for the same access timing type.
 Auto wait setting up to 15 cycles (asynchronous SRAM, ROM, Flash, I/O areas)
 Bus cycle extension with external RDY input enabled (asynchronous SRAM, ROM, Flash, I/O areas)
 First access wait and page wait settings enabled (burst, page mode ROM/FLASH areas)
 Different idle, recovery cycles setup delay insertion etc. enabled
- Fly-by transfer with DMA enabled Transfer between memory and I/O with 1 access Memory wait cycle can be synchronized with I/O wait cycle during fly-by Hold time can be obtained by delaying transfer access only Specific idle/recovery cycles can be set for fly-by transfer
- External bus arbitration using BRQ and BGRNT enabled
- · Pins not used in external interface can be set for use as general purpose I/O ports

(3) Block Diagram



(4) I/O Pins

These are the external interface pins. (Some pins have dual functions.)

< Normal bus interface >

A24 to A0, D31 to D16 $\overline{CS0}, \overline{CS1}, \overline{CS2}, \overline{CS3}, \overline{CS4}, \overline{CS5}, \overline{CS6}, \overline{CS7}$ $\overline{AS}, SYSCLK, MCLK$ \overline{RD} $\overline{WE}, \overline{WR0} (\overline{UUB}), \overline{WR1} (\overline{ULB})$ $RDY, BRQ, \overline{BGRNT}$

< Memory interface >

MCLK $\overline{\text{LBA}}$ (= $\overline{\text{AS}}$) , $\overline{\text{BAA}}^*$ *: For burst ROM, Flash use

< DMA interface >

IOWR, IORD DACK0, DACK1, DACK2 DREQ0, DREQ1, DREQ2 DEOP0/DSTP0, DEOP1/DSTP1, DEOP2/DSTP2

(5) Register List

Address	31 24	23 16	15 08	07 00			
00000640н	AS	R0	AC	R0			
00000644н	AS	R1	AC	R1			
00000648н	AS	R2	AS	R2			
0000064Сн	AS	R3	ACR3				
00000650н	AS	R4	AC	R4			
00000654н	AS	R5	AC	R5			
00000658н	AS	R6	AC	R6			
0000065Сн	AS	R7	AC	R7			
00000660н	AW	/R0	AWR1				
00000664н	AW	/R2	AM	/R3			
00000668н	AM	/R4	AM	/R5			
0000066Сн	AW	/R6	AM	/R7			
00000670н	Reserved	Reserved	Reserved	Reserved			
00000674н	Reserved	Reserved	Reserved	Reserved			
00000678н	IOWR0	IOWR1	IOWR2	Reserved			
0000067Сн	Reserved	Reserved	Reserved	Reserved			
00000680н	CSER	CHER	Reserved	TCR			
00000684н	Reserved	Reserved	Reserved	Reserved			
0000688н	Reserved	Reserved	Reserved	Reserved			
0000068Сн	Reserved	Reserved	Reserved	Reserved			
•••	•••	•••	•••	•••			
000007F8н	Reserved	Reserved	Reserved	Reserved			
000007FCн	Reserved	(MODR)	Reserved	Reserved			

Reserved: This address is reserved, and should always be set to "0." MODR: Cannot be accessed from user programs.

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks	
Farameter	Symbol	Min	Max	Unit	Remarks	
Supply voltage*1	Vcc	Vss – 0.5	Vss + 4.0	V	*2	
Internal supply voltage	Vccı	Vss – 0.5	Vss + 2.2	V	*2	
Analog supply voltage	AVcc	Vss – 0.5	Vss + 4.0	V	*3	
Analog reference voltage	AVRH	Vss – 0.5	Vss + 4.0	V	*3	
Input voltage*1	Vı	Vss - 0.3	Vcc + 0.3	V	*8	
Analog pin input voltage	VIA	Vss - 0.3	AVcc + 0.3	V		
Output voltage*1	Vo	Vss - 0.3	Vcc + 0.3	V	*8	
Maximum clamp current		- 2.0	2.0	mA	*7	
Total maximum clamp current	Σ ICLAMP		20	mA	*7	
L level maximum output current	lol		10	mA	*4	
L level average output current	IOLAV		8	mA	*5	
L level maximum total output current	ΣΙοι		100	mA		
L level average total output current	ΣΙΟΙΑΥ		50	mA	*6	
H level maximum output current	Іон		-10	mA	*4	
H level average output current	Іонач		-4	mA	*5	
H level maximum total output current	ΣІон		-50	mA		
H level average total output current	ΣΙοήαν		-20	mA	*6	
Power consumption	P□		750	mW		
Operating temperature	TA	0	+70	°C		
Storage temperature	Тѕтс		+150	°C		

*1 : The parameter is based on $V_{SS} = AV_{SS} = 0$ V.

- *2 : Vcc must not be lower than Vss 0.3 V.
- *3 : AVcc and AVRH shall never exceed Vcc + 0.3 V. Also AVRH shall never exceed AVcc.
- *4 : Maximum output current determines the peak value of any one of the corresponding pins.
- *5 : Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- *6 : Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.
- *7 : Applicable to pins : P20 to P27, P60 to P67, P70, PJ0 to PJ7, PI0 to PI5, PH0 to PH7, PB0 to PB5, PA0 to PA7, P80 to P82, P85, P90 to P97, AN0 to AN3
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- •Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



- *8 : VI and Vo must never exceed Vcc + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

 $(V_{SS} = AV_{SS} = 0 V)$

Parameter	Symbol	Va	lue	Unit	Remarks
Faiailletei	Symbol	Min	Max	Onit	Relliaiks
Supply voltage	Vcc	3.0	3.6	V	
Supply voltage	Vcci	1.65	1.95	V	
Analog supply voltage	AVcc	Vss - 0.3	Vss + 3.6	V	
Analog reference voltage	AVRH	AVss	AVcc	V	
Operating temperature	TA	0	+70	°C	

2. Recommended Operating Conditions

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol		Condition	Min	Тур	Max	Unit	Remarks
"H" lovel input	Vih	See note *	—	0.7 imes Vcc		Vcc + 0.3	V	
"H" level input voltage	VHIS	Input pins other than *		0.8 imes Vcc		Vcc + 0.3	V	Hysteresis input
"L" level input	VIL	See note *		Vss		0.25 × Vcc	V	
voltage	Vils	Input pins other than *		Vss		$0.2 \times Vcc$	V	Hysteresis input
"H" level output voltage	Vон	D16 to D31 A00 to A25 P6 to PH	Vcc = 3.0 V Іон = – 4.0 mA	Vcc - 0.5		Vcc	V	
"L" level output voltage	Vol	D16 to D31 A00 to A25 P6 to PH	$V_{CC} = 3.0 V$ $I_{OL} = 8.0 mA$	Vss		0.4	V	
Input leak current (Hi-Z output leak current)	lu	D16 to D31 A00 to A25 P8 to PH	Vcc = 3.6 V 0.45 V <vi<vcc< td=""><td>-5</td><td>_</td><td>+5</td><td>μΑ</td><td></td></vi<vcc<>	-5	_	+5	μΑ	
Pull-up resistance	Rup	INIT	$V_{CC} = 3.6 V$ V _I = 0.45 V	12	25	100	kΩ	
Pull-down resistance	RDOWN	P82/BRQ	$V_{CC} = 3.6 V$ V ₁ = 3.3 V	12	25	100	kΩ	
	lcc		fc = 16.5 MHz Vcc = 3.3 V Vcci = 1.8 V	_	150	_	mA	(4x multiplied) 66 MHz operation
Supply current	Iccs	Vcc+Vcci(fc = 16.5 MHz Vcc = 3.3 V Vcci = 1.8 V	_	50	_	mA	Sleep mode
	Іссн		T _A = 25 °C V _{CC} = 3.3 V V _{CCI} = 1.8 V	_	150	_	μΑ	Stop mode
Input capacitance	Cin	Other than: Vcc Vss AVcc AVss	_		5	15	pF	

* : Pins without hysteresis input pins: D16 to D31, RDY, BRQ, $\overline{\text{INIT}}$

4. AC Characteristics


(1) Clock Timing Standards

(Vcci	= 1.65 V	to 1.95	V, Vcc = 3.0	V to 3.6	V, Vss =	AVss =	$= 0 \text{ V}, \text{T}_{\text{A}} = 0 \ ^{\circ}\text{C} \text{ to } +70 \ ^{\circ}\text{C}$
Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
Faiametei	Symbol	name	tion	Min	Max	Unit	Remarks
Clock frequency (1)	fc	X0 X1		12.5	16.5	MHz	PLL system ^{*1} (self oscillation
Clock cycle time	tc	X0 X1			60.6	ns	16.5MHz,multiplied x4,maximum internal operation 66MHz)
Clock frequency (2)	fc	X0 X1		10	33	MHz	Self oscillation (x1/2 frequency input)
Clock frequency (3)	fc	X0 X1		10	33	MHz	
Clock cycle time	t c	X0 X1	—	40	100	ns	External clock
Input clock pulse width	Pw⊦ Pw∟	X0 X1		16	_	ns	
Input clock rise, fall time	tcr tcf	X0 X1			8	ns	(tcr + tcf)
	fср			0.78*2	66	MHz	CPU system
Internal operating clock frequency	fсрр			0.78*2	33	MHz	Peripheral system
	fсрт			0.78*2	66	MHz	External bus system
	t CP			15.2	1280 ^{*2}	ns	CPU system
Internal operating clock cycle time	t CPP			30.3	1280 ^{*2}	ns	Peripheral system
	t CPT			15.2	1280 ^{*2}	ns	External bus system


*1: When using the PLL, the clock frequency should be around 12.5 to 16.5 MHz.

*2 : The values shown represent a minimum clock frequency of 12.5 MHz input at the X0 pin, using the oscillator circuit PLL and a gear ratio of 1/16.


• Clock timing measurement conditions:



• Warranted operating range



• External/internal clock setting range




Notes : • When using the PLL, the external clock input should be around 16.5 MHz.

 \bullet Set PLL oscillator stabilization time > 300 $\mu s.$

• The internal clock gear setting should be within the values shown in (1) clock timing standards.

(2) Clock Output Timing

	(Vccı = 1.	65 V to 1.9	95 V, Vcc = 3.0	V to 3.6 V, Vss	= AVss = 0 V, T	$\dot{A} = 0 \circ C$	to +70 °C)
Parameter	Symbol	Pin name	Conditions	Va	Unit	Remarks	
Farameter	Symbol		Contaitions	Min	Max	Unit	Remarks
Cycle time	tcyc	MCLK, SYSCLK		tсрт		ns	*1
MCLK∱→MCLK↓ SYSCLK∱→SYSCLK↓	t cHc∟	MCLK, SYSCLK		$1/2 \times t_{CYC} - 3$	$1/2 \times t_{CYC} + 3$	ns	*2
MCLK↓→MCLK↑ SYSCLK↓→SYSCLK↑	t CLCL	MCLK, SYSCLK		$1/2 imes t_{CYC} - 3$	$1/2 \times t_{CYC} + 3$	ns	*3



*1 : teve represents the frequency of one clock cycle including the gear period.

*2 : The values shown represent standards for \times 1 gear period. For gear period settings of 1/2, 1/4, 1/8, use the following formula replacing n with the value 1/2, 1/4, 1/8 respectively.


 $(1/2 \times 1/n) \times t_{CYC} - 10$

*3 : The values shown represent standards for \times 1 gear period.

Note : tCPT indicates the internal operating clock time. See " (1) Clock Timing Standards".

(3) Reset and Hardware Standby Input Standards

$(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0 \text{ V}, \text{ T}_{\text{A}} = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$											
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks				
		name	Conditions	Min	Max	Unit	IVEIIIal KS				
Hardware standby input time	t HSTL	Vccı		$t_{CP} imes 5$		ns					
INIT input time (power-on)	t			*		ns					
INIT input time (other than power-on)	tintl	INIT		tc⊵ × 5		ns					



* : INIT input time (at power-on)

FAR, Ceralock : $\phi \times 2^{15}$ or greater recommended

Crystal : $\phi \times 2^{21}$ or greater recommended

 $\phi \qquad : \text{Power on} \rightarrow X0/X1 \text{ period } \times 2$


Note : tcp indicates the clock cycle time. See " (1) Clock Timing Standards".

(4) Normal Bus Access Read/Write Operation

(V_{CCI} = 1.65 V to 1.95 V, V_{CC} = 3.0 V to 3.6 V, V_{SS} = AV_{SS} = 0 V, T_A = 0 °C to +70 °C)


Parameter	Symbol	Pin name	Condition	v	alue	Unit	Remarks
Falameter	Symbol	Finnanie	Condition	Min	Max	Unit	Remarks
CS0 to CS7 setup	tcslch	MCLK, SYSCLK,		3		ns	
CS0 to CS7 hold	t cshch	CS0 to CS7		3	tcvc/2 + 6	ns	
Address setup	t asch	MCLK, SYSCLK, A23 to A00		3		ns	
Address hold	tснах	MCLK, SYSCLK, A23 to A00		3	tcyc/2 + 6	ns	
Valid address \rightarrow valid data input time	t avdv	A23 to A00, D31 to D16		_	3/2 × tcyc – 11	ns	*
WR0 to WR1 delay time	t cнw∟	MCLK, SYSCLK,			6	ns	
	t снwн	WR0 to WR1			6	ns	
WR0 to WR1 minimum pulse width	t wLwH	WR0 to WR1		tcyc – 3		ns	
Data setup $\rightarrow \overline{WRx}^{\uparrow}$	toswн	$\overline{WR0}$ to $\overline{WR1}$,		tcyc		ns	
$\overline{WRx} \uparrow \rightarrow data hold time$	t whdx	D31 to D16		5		ns	
RD delay time	t CHRL	MCLK, SYSCLK,			6	ns	
	t CHRH	RD			6	ns	
$\overline{RD} \downarrow \rightarrow valid data input time$	t rldv				tcyc – 10	ns	*
Data setup $\rightarrow \overline{RD}$ time	t dsrh	RD, D31 to D16		10		ns	
$\overline{RD}^{\uparrow} \rightarrow data hold time$	t RHDX	D31 to D16		0		ns	
RD minimum pulse width	t rlrh	RD		tcvc – 3		ns	
AS setup	t ASLCH	MCLK, SYSCLK,		3		ns	
AS hold	tаsнсн	AS		3		ns	

*: To extend bus time by automatic wait insertion or RDY input, add to this value ($t_{CYC} \times$ number of extended cycles). Note : t_{CYC} indicates the cycle time. See " (2) Clock Output Timing".



(5) Ready Input Timing


(0)	(Vccı =	1.65 V to 1.95 V, V	cc = 3.0 V to 3	3.6 V, Vss =	AVss = 0 V,	$T_A = 0^\circ$	C to +70 °C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
	Symbol	Fininanie	Condition	Min	Max	Unit	
RDY setup time \rightarrow MCLK [↑] , SYSCLK [↑]	t RDYS	MCLK, SYSCLK, RDY	_	10	—	ns	
MCLK [↑] , SYSCLK [↑] RDY hold time	t rdyh	MCLK, SYSCLK, RDY		0		ns	



(6) Hold Timing

$(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = 0 ^{\circ}C \text{ to } +70 ^{\circ}C)$												
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks					
Farameter			Condition	Min	Max	Unit	Remarks					
BGRNT delay time	t CHBGL	MCLK, SYSCLK,		3	13.5	ns						
	tснвдн	BGRNT		3	13.5	ns						
Pin floating → BGRNT↓time	t xhal	BGRNT		tcyc – 10	tcvc + 10	ns						
$\overline{BGRNT}^{\uparrow} \rightarrow valid time$	t hahv			tcyc – 10	tcvc + 10	ns						

Note: After a BRQ is accepted, a minimum of 1 cycle is required before BGRNT changes.



0.00 to 170.00

0 V T

(7) UART Timing

Demonster		D'		Va	lue	11	Description
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	tscyc	SC0 to SC2		8 tcpp		ns	
$SCLK \downarrow \to SOUT$ delay time	tslov	SC0 to SC2, SO0 to SO2	Internal	-80	80	ns	
Valid SIN $ ightarrow$ SCLK \uparrow	tıvsн	SC0 to SC2, SI0 to SI2	shift lock mode	100		ns	
$SCLK^\uparrow o valid\ SIN\ hold\ time$	tsнix	SC0 to SC2, SI0 to SI2		60	_	ns	
Serial clock "H" pulse width	t shsl	SC0 to SC2		4 t _{CPP}	_	ns	
Serial clock "L" pulse width	tslsh	SC0 to SC2		4 t _{CPP}	_	ns	
$SCLK{\downarrow} ightarrow SOUT$ delay time	tslov	SC0 to SC2, SO0 to SO2	External shift lock	_	150	ns	
Valid SIN $ ightarrow$ SCLK \uparrow	tı∨sн	SC0 to SC2, SI0 to SI2	mode	60	_	ns	
$SCLK^\uparrow \to valid\ SIN\ hold\ time$	tsніх	SC0 to SC2, SI0 to SI2		60		ns	


201402011

AN /

Notes: • Above ratings are for operation in CLK synchronized mode.

 ΛI


• tCPP is the cycle time of the peripheral system clock.



(8) Timer Clock Input Timing

$(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0 \text{ V}, \text{ T}_{A} = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$											
Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks				
	Symbol		condition	Min	Мах	Ome					
Input pulse width	tтıwн t⊤ıw∟	TIN0 to TIN2		2 tcycp		ns					

Note: tcycp is the cycle time of the peripheral system clock.




(9) Trigger Input Timing

 $(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = 0 \text{ }^{\circ}C \text{ to } +70 \text{ }^{\circ}C)$

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
	Symbol Fin hame	i in name	Condition	Min	Max	Onic	Remains
A/D startup trigger input time	t atgx	ATG		5 tcycp		ns	


Note: tcycp is the cycle time of the peripheral system clock.



(10) DMA Controller Timing

 $(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0 \text{ V}, \text{ T}_{\text{A}} = 0 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
Farameter	Cymbol	i ili name	Contaition	Min	Мах	Omt	Remarks
DREQ input pulse width	t drwh	DREQ 0 to DREQ2		5 t cyc	—	ns	
DSTP input pulse width	t oswн	DSTP 0 to DSTP2		5 t cyc	_	ns	
DACK delay time	t CLDL	MCLK, SYSCLK,			6	ns	
DACK delay time	t CLDH	DACK0 to DACK2			6	113	
DEOP delay time	t CLEL	MCLK, SYSCLK,			6	ns	
DEOF delay time	t CLEH	DEOP 0 to DEOP2			6		
IORD delay time	t CLIRL	MCLK, SYSCLK			6	ns	
IOND delay time	t CLIRH	MOER, OTOOER			6	115	
IOWR delay time	t CLIWL	MCLK, SYSCLK			6	ns	
	t cliwh				6	10	




(11) I²C Timing

$(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, \text{ V}_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ T}_{A} = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$							
Parameter	Symbol	Condition	Standard mode		High-speed mode*4		Unit
			Min	Max	Min	Max	Onit
SCL clock frequency	fsc∟	R = 1.0 kΩ, $C = 50 pF^{*1}$	0	100	0	400	kHz
(Repeat) "start" condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0		0.6	_	μs
SCL clock "L" width	tLOW		4.7	—	1.3	—	μs
SCL clock "H" width	tніgн		4.0		0.6	—	μs
Repeat "start" condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t susta		4.7		0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat		0	3.45* ²	0	0.9* ³	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t sudat		250		100	_	ns
"Stop" condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsusto		4.0		0.6	—	μs
Bus free time between "stop" and "start" conditions	t BUS		4.7		1.3		μs

*1: R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum thodat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4 : For use at over 100 kHz, set the resource clock to at least 6 MHz.



5. A/D Converter Electrical Characteristics


$(V_{CCI} = 1.65 \text{ V to } 1.95 \text{ V}, V_{CC} = +3.0 \text{ V to } +3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$							
Parameter	Symbol	Pin name		Unit			
			Min	Тур	Max	Unit	
Resolution	—		_	10	10	BIT	
Total error	—		_	_	± 4.5	LSB	
Linear error	—		_	_	± 3.0	LSB	
Differential linear error	—				± 2.5	LSB	
Zero transition error	Vот	AN0 to AN3	– 1.5	+ 0.5	+ 4.5	LSB	
Full scale transition error	Vfst	AN0 to AN3	AVRH – 4.5	AVRH – 1.5	AVRH + 4.5	LSB	
Conversion time	—		5.4 * ¹			μs	
Analog port input current	Iain	AN0 to AN3	_	0.1	10	μA	
Analog input voltage	VAIN	AN0 to AN3	AVss	_	AVRH	V	
Reference voltage	—	AVRH	AVss		AVcc	V	
Supply current	la	AVcc	_	600	—	μA	
	Іан		_	_	10 * ²	μA	
Reference voltage supply current	IR	AVRH		600		μA	
	IRH				10 * ²	μA	
Inter-channel variation		AN0 to AN3			5	LSB	

*1 : At Vcc = AVcc = 3.0 V to 3.6 V, VccI = 1.65 V to 1.95 V machine clock 33 MHz.


*2 : Current in CPU stop mode with A/D converter not operating (at Vcc = AVcc = AVRH = 3.6 V, Vcci = 1.95 V)

• About the external impedance of the analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 mF to the analog input pin.

About errors

As | AVRH | becomes smaller, values of relative errorsgrow larger.


Definition of A/D Converter Terms

- Resolution
 - Indicates the ability of the A/D converter to discriminate analog variation
- Linear error

Expresses the deviation between actual conversion characteristics and a straight line connecting the device's zero transition point (00 0000 0000 \leftrightarrow >00 0000 0001) and full scale transition point (11 1111 1110 \leftrightarrow >11 1111 1111)


• Differential linear error

Expresses the deviation of the logical value of input voltage required to create a variation of 1 LSB in output code.




Total error

Expresses the difference between actual and theoretical values as error, including zero transition error, fullscale error, and linearity error.




■ EXAMPLE CHARACTERISTICS


(1) Sample output voltage characteristics $(T_A = +25 \ ^{\circ}C)$





(2) Sample input voltage characteristics (T_A = +25 °C)




(3) Sample supply current characteristics












(Continued)




(4) Port resistance characteristics





■ ORDERING INFORMATION

Part number	Package	Remarks	
MB91306RPFV MB91307RPFV	120-pin, Plastic LQFP (FPT-120P-M21)	Lead-free package	
MB91V307RCR	135-pin, Ceramic PGA (PGA-135C-A02)	For development tool use	



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0502 © 2005 FUJITSU LIMITED Printed in Japan