# MB90M405 

 $F^{2}$ MC-16LX FAMILY 16-BIT MICROCONTROLLERS HARDWARE MANUAL ABSTRACTSMB90M405<br>F$^{2}$ MC-16LX FAMILY<br>16-BIT MICROCONTROLLERS<br>HARDWARE MANUAL ABSTRACTS<br>©1999 FUJITSU LIMITED Printed in Japan

1. Circuit diagrams utilizing Fujitsu products are included as a mean of illustrating typical semiconductor applications. Complete information sufficient for construction proposes is not necessarily given.
2. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.
3. The information contained in this document does not convey any license under the copy right, patent right to trademarks claimed and owned by Fujitsu.
4. Fujitsu reserved the right to change products or specifications without notice.
5. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.
6. The products described in this document are not intended for use in equipment requiring high reliability, such as marine relays and medical life-support systems. For such applications, contact your Fujitsu sales representative.
7. If the products and technologies described in this document are controlled by the Foreign Exchange and Foreign Trade Control Act established in Japan, their export is subject to prior approval based on the said act.

## Preface

## Objective of Manual and Target Audience

The MB90M405 Series is a general-purpose semiconductor device in the $F^{2}$ MC-16LX family. It is a 16 -bit single-chip microcontroller ASIC (Application Specific IC). This manual explains the functions and operations of the MB90M405 Series for engineers who design products using this device.

## How to Read This Manual

## ■ Page Organization

A summary is given below the title of each section. A title of the main section is noted in the sub-section to recognize a current-reading section.

## Index Organization

(1) Register map index

The register map index format is similar to the I/O map and it allows search for the page explaining the bits of each register from the address, register abbreviation, register name, and resource macro name. Use the register map index at searching for the register function when designing a resource macro.
(2) Pin function index

The pin function index is similar to the explanation of the pin function and it allows serch for the block diagram of each resource macro, the explanation of the pin function, and notes from the package pin number, pin name, circuit type, and resource macro name. Use the pin function index when creating the system board, etc. (The pin function index will be provided in the next revision of this manual).

## - Organization of Notes and Checks

Notes : Reference information is given here. Use this as a hint or note when using the MB90M405. This also gives a section(s) to refer.
Check : Precautions when using the MB90M405 are given here. Specification restrictions, etc., are included.

## 1. GENERAL

1.1 Features ..... 1-3
1.2 Resources ..... 1-4
1.3 Product Lineup ..... 1-5
1.4 Block Diagram ..... 1-6
1.5 Pin Assignment ..... 1-7
1.6 Pin Description ..... 1-8
1.7 I/O Circuit Type ..... 1-11
1.8 Notes on Handling Devices ..... 1-13
1.9 Clock Supply Map ..... 1-15
1.10 Low Power Consumption Mode ..... 1-16

This chapter explains the features and basic specifications of the Monolith (MB90M405).

The MB90M405 Series is a general-purpose 16-bit microcontroller developed for applications requiring fluorescent lamp panel control and contains 60 high-voltage withstand output pins required for a fluorescent lamp.
As with the original $F^{2} M C-8 L$ and $F^{2} M C-16 L$ families, the instruction system inherits the AT architecture, and has extended high-level language interface instructions and the extended addressing modes, enhanced multiplication/division instructions (signed), and enhanced bit processing. In addition, a 32-bit accumulator enables handle long word processing.

### 1.1 Features

- Clock:
- PLL Clock multiplication circuit built-in
- Operating clock (PLL clock) generated by dividing original oscillation by 2 or by multiplying original oscillation by 1 to 4 ( 2.1 MHz to 16.8 MHz at original oscillation of 4.2 MHz ). Can be selected.
- Minimum instruction execution time is 59.5 ns (when the original oscillation is 4.2 MHz , the PLL clock is generated by multiplying the original oscillation by 4, and Vcc $=3 \mathrm{~V}$ ).
- It is possible to generate an external output as a clock output by dividing the original oscillation by 16, 32, 64, or 128.
- Maximum memory space: 16 Mbytes
- 24-bit addressing in memory space
- Instruction system suited for controller
- Applicable data types (bit, byte, word, long-word)
- Various addressing modes: 23 types
- High code efficiency
- High-precision operation with 32-bit accumulator
- Signed multiplication and division instructions and enhanced RETI instruction
- Powerful instruction system applicable to high-level language (C) or multitasking
- System stack pointer
- Symmetric instruction set and barrel shift instruction
- Program patch function (2-address pointer)
- Shortened execution time: 4-byte instruction queue
- Powerful interrupt function (eight programmable priority levels)
- Powerful interrupt function for 32 interrupt factors
- Data transfer function (extended intelligent I/O service function: 16 channels maximum)
- Low-power consumption (standby mode)
- Sleep mode (stops CPU operating clock)
- Pseudo-timer mode (stops everything except original oscillation and time-base timer)
- Stop mode (stops original oscillation)
- CPU Intermittent operation mode
- Package
- QFP-100 (FPT-100P-M06: 0.65 mm pin pitch)
- Process
- CMOS technology


### 1.2 Resources

- I/O port: 26 pins maximum (All 26 pins can also serve as resource pins).
- 18-bit time-base timer: 1 channel
- Watchdog timer: 1 channel
- 16-bit reload timer: 3 channels
- 16-bit free-run timer: 1 channel
- 16-bit output compare: 1 channel
- 16-bit input capture: 2 channels
- When the count value of the 16 -bit free-run timer matches the setting value of the output compare, the timer is cleared and an interrupt request is issued.
- Serial I/O: 2 channels
- UART: 2 channels
- Clock-synchronous serial transfer (I/O extended serial) can be used.
- The direction of the shift clock level can be selected arbitrarily (MSB or LSB).
- DTP/external interrupt (4 channels)
- Start extended intelligent I/O services by an external input, and generate an external interrupt.
- Delayed interrupt generation module
- A task-switching interrupt request is generated.
- 8-/10-bit A/D converter (16 channel)
- 8- or 10-bit resolution can be selected.
- FL controller
- Enables FL driver control. (The auto display control is performed for 32 digits max. and 59 segments max.)
1 to 32 digits can be set (can be set on a digit-by-digit basis).
The dimmer can be set.
- Enables LED driver control (Auto display control is performed for 16 segments maximum).

The auto display control can be performed for 16 segments max. at $1 / 2$ duty.

- Timer clock divider
- The original oscillation can be divided by $32,64,128$, or 256.


### 1.3 Product Lineup

Table 1-1 lists the Monolith (MB90M405) series product lineup. Functions other than the ROM/RAM capacity are shared.

Table 1-1 MB90M405 Series Product Lineup

| Product name | MB90MV405 | MB90MF408 | MB90M408 | MB90M407 |
| :---: | :---: | :---: | :---: | :---: |
| Classification | Evaluate | Flash Type ROM | Mass-produced product (mask ROM) |  |
| ROM capacity | Not provided | 128 Kbytes |  | 96 Kbytes |
| RAM capacity | 4 Kbytes | 4 Kbytes |  | 4 Kbytes |
| CPU Function | Count of basic instructions: 351 <br> Minimum instruction execution time: <br> 59.5 ns (at original oscillation of 4.2 MHz , with PLL clock generated by multiplying original oscillation by 4 ) <br> Addressing types: 23 <br> Program patch function: 2-address pointer <br> Maximum memory space: 16 Mbytes |  |  |  |
| Port | I/O port (CMOS) 26 pins (all of 26 pins also serve as resource pins) |  |  |  |
| FL Controller | 60 FL output pins can be used (Under LED control, 43 FL output pins and 17 LED control pins are required). <br> Enables FL driver control and LED driver control can be performed. Under FL driver control, the dimmer can be set for both digits and segments. |  |  |  |
| Serial I/O (UART) | Can also be used as the clock-synchronous method extended I/O serial. <br> A dedicated baud rate generator is built-in. <br> Four channels are built-in (two channels also serve as UART channels). |  |  |  |
| 16-bit reload timer | 16-bit reload timer operation (Toggle output or one-shot output can be selected.) An event count function can be selected. Three channels are built-in. |  |  |  |
| 16-bit free-run timer | 16 -bit output compare $\times 1$ channel (for clearing free-run timer) 16 -bit input capture $\times 2$ channels |  |  |  |
| 8-/10-bit A/D converter | 8-/10-bit resolution $\times 16$ channels (input multiplex) <br> Minimum conversion time: $6.2 \mu \mathrm{~s}$ (at internal operation of 16 MHz ) |  |  |  |
| Timer clock divider | The external input clock can be divided and output to the outside. Clock division rates: 16, 32, 64, or 128 (programmable) |  |  |  |
| External interrupt | Four independent channels (also serve for A/D input) Interrupt factor: $L \rightarrow H$ edge, $H \rightarrow L$ edge, $L$ level, or $H$ level |  |  |  |
| Low power consumption mode | Sleep mode, stop mode, CPU intermittent mode, or pseudo-timer mode |  |  |  |
| Process | CMOS |  |  |  |
| Package | PGA256 QFP-100 (0.65 mm pitch) |  |  |  |
| Operating voltage | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ ( 16.8 MHz : 4.2 MHz multiplied by 4 ) |  |  |  |

### 1.4 Block Diagram



Fig. 1.1 Block Diagram (MB90M405)

### 1.5 Pin Assignment

FPT-100P-M06 Pin Assignment


MB90M405 F²MC-16LX FAMILY HARDWARE MANUAL $^{2}$

### 1.6 Pin Description

Tables 1-2, 1-3 and 1-4 list the pin name, function, circuit type, and reset-time state/function.
Table 1-2 Pin Description

| $\begin{gathered} \hline \text { Pin No. } \\ \hline \text { QFP-100M06 } \end{gathered}$ | Pin Name | Circuit Type | State/function at reset | Function |
| :---: | :---: | :---: | :---: | :---: |
| 82, 83 | X0, X1 | A | Oscillation state | Oscillation input pins. |
| 77 | RSTX | B | Reset input | External reset input pin |
| 85 to 100 | FIP0 to FIP15 | C | VKK Pull-down output | This function is selected when the FL driver is enabled. |
|  | LED0 to LED15 |  |  | This function is selected when the LED driver is enabled. |
| 1 | FIP16 |  |  | This function is selected when the FL driver is enabled. |
|  | LED16 |  |  | This function is selected when the LED driver is enabled. |
| $\begin{gathered} 2 \text { to } 10 \\ 12 \text { to } 19 \end{gathered}$ | FIP17 to FIP33 |  |  | Dedicated pins for the FL driver output. |
| 20 to 22 24 to 41 43 to 47 | FIP34 to FIP59 | D |  |  |
| 52 | P80 |  | Hi-Z | General-purpose I/O port |
|  | IC0 |  |  | External trigger input pin for input capture 0 |
|  | INT0 |  |  | External factor input pin for external interrupt input 0 This pin is only accepted when it is enabled by the ENO bit. |
| 53 | P81 |  |  | General-purpose I/O port |
|  | IC1 |  |  | External trigger input pin for input capture 1 |
|  | INT1 |  |  | External factor input pin for external interrupt input 1 <br> This pin is only accepted when it is enabled by the EN1 bit. |
| 54 | P82 |  |  | General-purpose I/O port |
|  | SIO |  |  | Serial data input pin for serial I/O channel 0 This pin is always effective when channel 0 is under input operation. |
| 55 | P83 |  |  | General-purpose I/O port |
|  | SC0 |  |  | Serial clock I/O pin for serial I/O channel 0 This pin is effective when the channel-0 clock output is enabled. |
|  | P84 |  |  | General-purpose I/O port |
| 56 | SOO |  |  | Serial data output pin for serial I/O channel 0 This pin is effective when the channel-0 serial data output is enabled. |
|  | P85 |  |  | General-purpose I/O port |
| 57 | SI1 |  |  | Serial data input pin for serial I/O channel 1 This pin is always effective when channel 0 is under input operation. |
|  | P86 |  |  | General-purpose I/O port |
| 58 | SC1 |  |  | Serial clock I/O pin for serial I/O channel 1 This pin is effective when the channel-0 clock output is enabled. |
|  | P87 |  |  | This pin is a general-purpose I/O port. |
| 59 | SO1 |  |  | Serial data output pin for serial I/O channel 1 This pin is effective when the channel-0 serial data output is enabled. |
| 60 | P90 | G |  | General-purpose I/O port (However, the N ch is open drain.) |
|  | SDA |  |  | Data I/O pin for the $\mathrm{I}^{2} \mathrm{C}$ interface. This function is effective when operation of the $I^{2} C$ interface is enabled. <br> Also, set the port output to the $\mathrm{Hi}-\mathrm{Z}$ state when operating the $\mathrm{I}^{2} \mathrm{C}$ interface. |
|  | SO3 |  |  | Serial data output pin for serial I/O channel 3 This pin is effective when the channel-3 serial data output is enabled. |

Table 1-3 Pin Description

| Pin No. | Pin Name | Circuit Type | State/function at reset | Function |
| :---: | :---: | :---: | :---: | :---: |
| 61 | P91 | G | Hi-Z | General-purpose I/O port (However, the N ch is open drain.) |
|  | SCL |  |  | Clock I/O pin for the $\mathrm{I}^{2} \mathrm{C}$ interface <br> This function is effective when operation of the $I^{2} \mathrm{C}$ interface is enabled. <br> Also, set the port output to the $\mathrm{Hi}-\mathrm{Z}$ state when operating the $\mathrm{I}^{2} \mathrm{C}$ interface. |
|  | SC3 |  |  | Serial clock I/O pin for serial I/O channel 3 This pin is effective when the channel-3 clock output is enabled. |
| 64 | PAO | F | Analog input | General-purpose I/O port |
|  | ANO |  |  | Analog input pin 0 for the A/D converter This function is effective when the analog input specification is enabled (using ADER). |
|  | TMCK |  |  | Timer clock output pin <br> This pin is only effective when output is enabled. This pin is null when analog input is enabled using ADER. |
| 65 to 74 | PA1 to PB2 |  |  | General-purpose I/O port |
|  | AN1 to AN10 |  |  | Analog input pins (1 to 10) for the A/D converter This function is effective when the analog input specification is enabled (using ADER). |
| 75 | PB3 |  |  | General-purpose I/O port |
|  | AN11 |  |  | Analog input pin (11) for the A/D converter <br> This function is effective when the analog input specification is enabled (using ADER). |
|  | SI2 |  |  | Serial data input pin for serial I/O channel 2 <br> This pin is always effective when channel 2 is under input operation. |
| 76 | PB4 |  |  | General-purpose I/O port |
|  | AN12 |  |  | Analog input pin (12) for the A/D converter This function is effective when the analog input specification is enabled (using ADER). |
|  | SC2 |  |  | Serial clock I/O pin for serial I/O channel 2 <br> This pin is effective when the channel-2 clock output is enabled. |
|  | TINO |  |  | External clock input pin for reload timer channel 0 This pin is enabled when the external clock input is effective (ADER takes precedence). |
| 78 | PB5 |  |  | General-purpose I/O port |
|  | AN13 |  |  | Analog input pin (13) for the A/D converter This function is effective when the analog input specification is enabled (using ADER). |
|  | SO2 |  |  | Serial data output pin for serial I/O channel 2 <br> This pin is effective when the channel-2 serial data output is enabled. |
|  | TO0 |  |  | External event output pin for reload timer channel 0 This pin is effective when the external event output is enabled (ADER takes precedence). |
| 79, 80 | PB6 and PB7 |  |  | General-purpose I/O port |
|  | AN14 and AN15 |  |  | Analog input pins $(14,15)$ for the A/D converter <br> This function is effective when the analog input specification is enabled (using ADER). |
|  | INT2 and INT3 |  |  | External factor input pins for external interrupt inputs 2 and 3 These pins are accepted only when they are enabled using the EN2 bit and the EN3 bit. |
| 62 | AVCC | H | Power input | Vcc power input pin for the analog macro |
| 63 | AVSS |  |  | Vss power input pin for the analog macro |
| 48 | VKK | - |  | Power pin on the pull-down side at high-voltage withstand output. |

Table 1-4 Pin Description

| $\begin{gathered} \text { Pin No. } \\ \hline \text { QFP-100M06 } \end{gathered}$ | Pin Name | Circuit Type | State/function at reset | Function |
| :---: | :---: | :---: | :---: | :---: |
| 49 | MDO | B | Mode pin | Input pin for specifying the operating mode Connect this pin to Vcc. Also, always switch this pin to Vss at boot programming to flash memory. |
| 50 | MD1/VDD-VFT |  |  | Input pin for specifying the operating mode Connect this pin to Vcc. This pin also serves as the VDD-VFT pin. |
| 51 | MD2 |  |  | Input pin for specifying the operating mode Connect this pin to Vss. Also, always switch this pin to Vcc at boot programming to flash memory. |
| 11, 42 | VSS-IO | - | Power input | Power (0 V: GND) input pins for l/O |
| 23 | VDD-FIP |  |  | Power (3 V: Vcc) input pin for the FIP |
| 81 | VSS-CPU |  |  | Power (0 V: GND) input pin for the controller |
| 84 | VCC-CPU |  |  | Power (3V: Vcc) input pin for the controller |

### 1.7 I/O Circuit Type

Tables 1-5 and 1-6 show the circuit type for each pin.
Table 1-5 I/O Circuits
Classification

MB90M405 F²MC-16LX FAMILY HARDWARE MANUAL $^{2}$

Table 1-6 I/O Circuits

Classification \begin{tabular}{l}
Remarks

 

CMOS hysteresis I/O pin <br>
CMOS-level output <br>
CMOS Hysteresis input <br>
(The input cutoff function is <br>
provided in the standby mode.) <br>
lol $=4$ mA
\end{tabular}

### 1.8 Notes on Handling Devices

(1) Be careful not to exceed the maximum rated voltage (Prevention of latch up).

For a CMOS IC, latch-up may occur if a voltage higher than Vcc or a voltage lower than Vss is applied to the I/O pin other than medium-/high-voltage withstand I/O pins, or when a voltage that exceeds the rated voltage is applied between Vcc and Vss.
Latch up rapidly increases the power current, and the device may be destroyed by heat.
When using the device, take care not to exceed the maximum rating. Also, take care that the analog power $(\mathrm{AVcc})$ and the analog input do not exceed the digital power (Vcc) when turning the $\mathrm{AC} / \mathrm{DC}$ power on or off.
(2) Design the device so the supply voltage is as stable as possible.

A sudden change in the power voltage may cause a malfunction even within the operating assurance range of the VCC power supply voltage. For safety, the VCC ripple (p-p) of the commercial frequency ( $50 / 60$ MHz ) must be $10 \%$ or less of the standard VCC value, and the transient fluctuation at instantaneous power switching must be $0.1 \mathrm{~V} / \mathrm{ms}$ or less. Also, take countermeasures to power noise, etc.
(3) Notes at power-on

The voltage rise time at power-on must be $50 \mu$ s or more ( 0.2 to 2.7 V ).
(4) Setting unused input pins

Leaving unused input pins open may cause a malfunction. Therefore, these pins must be set to the pullup or pull-down state.
(5) Handling of power pins for A/D converter

Even when the $A / D$ converter is not used, connect the pins so that the following relationships are established: AVcc = Vcc, AVss = Vss.
(6) Notes on using external clock

Even when an external clock is used, the oscillation stabilization wait time is required at the power-on reset or the cancellation of the stop mode. In this case, drive the X0 pin only and leave the X1 pin open.

Example of using external clock


## (7) Power pins

When two or more Vcc pins and Vss pins are provided, pins are designed to be at the same electric potential are internally connected to the device to prevent malfunctions such as latch-up. However, always connect all same electric potential pins to power and ground outside the device to prevent decrease of extraneous and radiation the malfunction of the strobe signal due to a ground level rise, and follow the standards on total output current, etc. Also, consider to connecting the pins to Vcc and Vss of this device at the lowest possible impedance from the current supply source (It is recommended to connect a bypass capacitor of about $0.1 \mu \mathrm{~F}$ of the device between Vcc and Vss).
(8) Application sequence for power analog inputs for A/D converter

Apply the digital power (Vcc) first, and then apply the power (AVcc) and analog inputs (AN0 to AN15) for the A/D converter. Disconnect the power and analog inputs for the $A / D$ converter first, and then disconnect the digital power (Vcc).
Also, do not allow the input voltage to exceed AVcc even when using a pin shared with an analog input as an input port (Simultaneous application and disconnection of analog power and digital power is allowed).
(9) Output of high-voltage withstand output pin (circuit type C or D)

When the high-voltage withstand output pin (circuit type is C or D) is used as an ordinary output port, the port outputs the VKK pin voltage pull-down value at the L level output. In this case, the VKK pin level voltage is applied to the external circuit, so it is recommended to add a diode clamp circuit as shown in the figure below.


### 1.9 Clock Supply Map

The clock supply map for this device (Monolith: MB90M405) is shown below.


HCLK: Oscillation clock
MCLK: Main clock (operating clock: clock generated by dividing oscillation clock by 2)
PCLK: PLL clock

### 1.10

This section provides an overview of the low power consumption mode.
The onolith (MB90M405) has the following modes that stop various functions and clocks

## Chapter 4.

- Relationships between operating modes and power

| Operating mode | Main clock | PLL Clock | CPU | Resources | Timer clock |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PLL Run | Operates | Operates | Operates | Operates | Operates |
| Main Run | Operates | Stops | Operates | Operates | Operates |
| PLL Sleep | Operates | Operates | Stops | Operates $^{*}$ | Operates |
| Main sleep | Operates | Stops | Stops | Operates $^{*}$ | Operates |
| Pseudo-time | Operates | Stops | Stops | Stops | Operates |
| Stop | Stops | Stops | Stops | Stops | Stops |

In the above table, the power consumption decreases as the operating mode goes down from the top of the table.
In the PLL Run mode, operation is performed on the PCLK generated by multiplying the original oscillation by 1 to 4. In the Main Run mode, operation is performed on the MCLK generated by dividing the original oscillation by 2 .
*: In the sleep mode, the CPU stops, so resources cannot be accessed from the CPU.

## Electric Specification Table

## - Electrical Characteristics

1. Absolute Maximum Rating

| $\left(\mathrm{V}_{\text {SS-CPU }}=\mathrm{V}_{\text {SS-IO }}=\mathrm{AVss}=0.0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Rated Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\text {cC-CPU }}$ | $V_{s s}-0.3$ | $V_{s s}+4.0$ | V | Power supply pin for control circuit |
|  | $\mathrm{V}_{\text {DD-FIP }}$ | $\mathrm{V}_{s s}-0.3$ | $\mathrm{V}_{s s}+4.0$ | V | Power supply pin for FIP |
|  | AV cc | $\mathrm{V}_{\text {ss }}-0.3$ | $\mathrm{V}_{\mathrm{ss}}+4.0$ | V | Vcc $\geq$ AVcc* ${ }^{* 1}$ |
|  | VKK | $\mathrm{V}_{\mathrm{Cc}}-45$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | Pull-down side power supply pin for high voltage resistance output. |
| Input voltage | $V_{1}$ | Vss-0.3 | Vss + 4.0 | V | *2 |
|  | -12 | Vss-0.3 | Vss + 5.5 | V | $*^{3}$ |
| Output voltage | $\mathrm{V}_{0}$ | Vss - 0.3 | Vss +4.0 | V | $*^{2}$ |
|  | V O2 | Vss - 0.3 | Vss +5.5 | V | **(Open drain output) |
| "L" level max. output current | loL | - | 15 | mA | ${ }^{4}$, *5 |
| "L" level avg. output current | lolav | - | 4 | mA | Average value (Operating current $\times$ Operating rate) *5 |
| "L" level max. overall output current | Elo | - | 100 | mA | *5 |
| "L" level avg. overall output current | $\Sigma$ lolav | - | 50 | mA | Average value (Operating current $\times$ Operating rate) * |
| " H " level max. output current | Іон | - | -15 | mA | ${ }^{* 4}$, *5 |
|  | lohfiP1 | - | -27 | mA | FIP00 to FIP33 pins |
|  | IOHFIP2 | - | -14 | mA | FIP34 to FIP59 plns |
| "H" level avg. output current | lohav | - | -4 | mA | Average value (Operating current $\times$ Operating rate) *5 |
| "H" level max. overall output current | $\Sigma \mathrm{l}_{\text {OH }}$ | - | -100 | mA | *5 |
| " H " level avg. overall output current | $\Sigma$ Iohav | - | -50 | mA | Average value (Operating current $\times$ Operating rate) |
|  | $\Sigma l_{\text {ohfipav }}$ | - | -180 | mA | Average value (Operating current $\times$ Operating rate) |
| Power consumption | PD_CPU | - | 300 | mW | For CPU_Chip individual operation |
|  | PD_FL | - | 1176 | mW | For FL_Chip individual output operation |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: $A V_{C C}$ should not exceed $V_{C C}$ when turning on the power supply.
*2: $V_{I}$ and $V_{O}$ should not exceed $V_{C C}+0.3 \mathrm{~V}$.
*3: The 5 V withstandable voltage pin for $\mathrm{I}^{2} \mathrm{C}$. Applies to P90/SDA, P91/SCL only.
*4: The maximum output current is standard at the peak value of the corresponding 1 pin.
*5: Excludes currents on the FIP00 to FIP59 pins.
*6: FIP00 to FIP59 pins are targeted.

Cautions: 1. The $\mathrm{V}_{C C}$ specification in the table means: $\mathrm{V}_{\mathrm{DD}-\mathrm{FIP}}=\mathrm{V}_{\mathrm{DD}-\mathrm{VFT}}=\mathrm{V}_{\mathrm{CC} \text {-CPU }}$. Use with the same power supply level as the three pins described above. Also, $\mathrm{V}_{\text {SS }}$ means: $\mathrm{V}_{\text {SS-IO }}=\mathrm{V}_{\text {SS-CPU }}$. Connect this pin to the GND.
2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this high impedance circuit.

## 2. Recommended Conditions

$\left(\mathrm{V}_{\mathrm{SS}-1 \mathrm{O}}=\mathrm{V}_{\mathrm{SS}-\mathrm{CPU}}=\mathrm{AVss}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\text {CC-CPU }}$ | 3.0 | 3.6 | V | Under normal operation |
|  | VDD-IIP | 3.0 | 3.6 | V | Under normal operation |
|  | Vcc | 2.5 | 3.6 | V | Maintains status of stop operation |
| " H " level input voltage | $\mathrm{V}_{\text {IHS }}$ | 0.8 Vcc | Vcc + 0.3 | V | CMOS Hysterisis input pins other than $I^{2} \mathrm{C}$ |
|  | $\mathrm{V}_{\text {IHS2 }}$ | 0.8 Vcc | 5.8 | V | CMOS Hysterisis input pins of $\mathrm{I}^{2} \mathrm{C}(5 \mathrm{~V}$ withstandable voltage) ${ }^{* 1}$ |
|  | $\mathrm{V}_{\text {IHM }}$ | Vcc-0.3 | Vcc + 0.3 | V | MD pin input |
| "L" level input voltage | VILS | Vss - 0.3 | 0.2 Vcc | V | CMOS Hysterisis input pins other than $\mathrm{I}^{2} \mathrm{C}$ |
|  | $\mathrm{V}_{\text {ILS2 }}$ | Vss - 0.3 | 0.2 Vcc | V | CMOS Hysterisis input pins of $\mathrm{I}^{2} \mathrm{C}(5 \mathrm{~V}$ withstandable voltage) ${ }^{*^{1}}$ |
|  | VILM | Vss - 0.3 | Vss + 0.3 | V | MD pin input |
| Operation temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*1: On the 1st ES product of MB90MF408, the withstandable voltage is 3 V (can be used up to 4.5 V at the test lab level).

Caution: $\quad$ The $V_{C C}$ specification in the table means: $V_{D D-F I P}=V_{D D-V F T}=V_{C C-C P U}$. Use with the same power supply level as the three pins described above. Also, $\mathrm{V}_{\mathrm{SS}}$ means: $\mathrm{V}_{\mathrm{SS}-\mathrm{IO}}=\mathrm{V}_{\mathrm{SS}}-\mathrm{cPU}$. Connect this pin to the GND.

## 3. DC Specifications

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ}\right.$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}-\mathrm{FIP}}=\mathrm{V}_{\mathrm{DD}-\mathrm{VFT}}=\mathrm{V}_{\mathrm{CC}-\mathrm{CPU}}=\mathrm{AV} \mathrm{V}_{\mathrm{CC}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}-1 \mathrm{O}}=\mathrm{V}_{\mathrm{SS}-\mathrm{CPU}}=\mathrm{AV}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Pin | Test Condition | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Output H voltage | Vон5 | FIP00 toFIP33 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OH} 5}=-23 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \text { Vcc- } \\ 2.5 \end{gathered}$ | - | - | V |  |
|  | $\mathrm{V}_{\text {OH4 }}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OH} 4}=-12 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \mathrm{Vcc}- \\ 1.3 \end{gathered}$ | - | - | V |  |
|  | Vонз | $\begin{aligned} & \text { FIP34 to } \\ & \text { FIP59 } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OH} 3}=-12 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \text { Vccv - } \\ 2.0 \end{gathered}$ | - | - | V |  |
|  | Voh2 |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \mathrm{I}_{\mathrm{H} 2}=-5 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \text { Vcc- } \\ 1.0 \end{gathered}$ | - | - | V |  |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | SDA/SCL | $\mathrm{l}_{\mathrm{OH} 1}=-4 \mathrm{~mA}$ | - | - | 5.5 | V | Open drain pin *2 |
|  | Vоно | All output pins other than the above | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | $\begin{gathered} \text { Vcc- } \\ 0.5 \end{gathered}$ | $\begin{gathered} \text { Vcc- } \\ 0.3 \end{gathered}$ | - | V |  |
| Output L voltage | VoL1 | SDA/SCL | $\mathrm{loL}=15 \mathrm{~mA}$ | - | 0.5 | 0.8 | V |  |
|  | Vol | All output pins other than the above | $\mathrm{loL}=2.0 \mathrm{~mA}$ | - | 0.2 | 0.4 | V |  |
| Input leak current | IIL | Input pins other than FIP00-59 | $\begin{gathered} V_{c c}=3.0 \mathrm{~V} \\ \left(V_{\mathrm{s} .}<V_{1}<V_{\mathrm{cc}}\right) \end{gathered}$ | -5 | -1 | 5 | $\mu \mathrm{A}$ |  |
| Output leak current | ILO3 | $\begin{aligned} & \text { FIPO0 to } \\ & \text { FIP33 } \end{aligned}$ | $\begin{gathered} V_{c c}=3.3 V \\ \left(V_{c c}-43<V_{1}<V_{c c}\right) \end{gathered}$ | - | - | 20 | $\mu \mathrm{A}$ |  |
|  | ILO2 | $\begin{aligned} & \text { FIP34 to } \\ & \text { FIP59 } \end{aligned}$ | $\begin{gathered} V_{c c}=3.3 V \\ \left(V_{c c}-43<V_{k}<V_{c c}\right) \end{gathered}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
| Power supply current | Icc | Vcc | $\mathrm{Vcc}=3.3 \mathrm{~V}$, and internal operation at 16 MHz , and normal operation | - | 32 | 40 | mA | MB90M407/8 <br> (argeted standard values)* ${ }^{*}$ |
|  |  |  | $\mathrm{Vcc}=3.3 \mathrm{~V}$, and internal operation at 16 MHz , and $\mathrm{A} / \mathrm{D}$ operation | - | 37 | 45 | mA | MB90M407/8 <br> (targeted standard values)* ${ }^{*}$ |
|  |  |  | $\mathrm{Vcc}=3.3 \mathrm{~V}$, and internal operation at 16 MHz , and normal operation | - | 40 | 50 | mA | MB90MF408 MB90MV405 (F targeted standard values) ${ }^{* 1}$ |
|  |  |  | $\mathrm{Vcc}=3.3 \mathrm{~V}$, and internal operation at 16 MHz , and $\mathrm{A} / \mathrm{D}$ operation | - | 45 | 55 | mA | MB90MF408 <br> MB90MV405 <br> ( F targeted standard values)* ${ }^{1}$ |
|  |  |  | Flash programming/erasing | - | 40 | 50 | mA | MB90MF408 |
|  | Iccs |  | $\mathrm{Vcc}=3.3 \mathrm{~V}$, and internal operation at 16 MHz , and sleep operation | - | 15 | 20 | mA | *1 |

(Continue)
(Continued)

| Parameter | Symbol | Pin | Test Condition | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current | Ісch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and operation stopped | - | 15 | 20 | $\mu \mathrm{A}$ | (Targeted standard values) |
| Pull-up resistor | Rup | RSTX | - | 20 | 65 | 200 | k $\Omega$ |  |
| Pull-down resistor | R ${ }_{\text {W }} 1$ | MD2 | - | 20 | 65 | 200 | $\mathrm{k} \Omega$ |  |
|  | R ${ }_{\text {dw }}$ | FIP00 to FIP59 | When there are settings | 80 | 120 | 160 | k $\Omega$ |  |

*1: Current values that are specified do not include the consumption current on the high withstandable voltage pins. They indicate the consumption current internally on the circuit.
*2: On the 1st ES product of MB90MF408, the Max. standard value is 3.6 V (can be used up to 4.5 V at the test lab level).

Notes: 1. The $\mathrm{V}_{\mathrm{CC}}$ specification in the table means: $\mathrm{V}_{\mathrm{DD}-\mathrm{FIP}}=\mathrm{V}_{\mathrm{DD}-\mathrm{VFT}}=\mathrm{V}_{\mathrm{CC} \text {-CPU }}$. Use with the same power supply level as the three pins described above. Also, $\mathrm{V}_{\text {SS }}$ means: $\mathrm{V}_{\text {Ss-10 }}=\mathrm{V}_{\text {SS }}$ - cpu. Connect this pin to the GND.
2. There can be changes in the current value according to improvements in performance. The measuring condition of the power supply current is the external clock.

- PLL operating guaranteed range

Relationship between internal-operation clock frequency and power supply voltage


Relationship between original oscillation frequency and internal-operation clock frequency


## 4. A/D Conversion Unit Electrical Characteristics

| Parameter | Symbol | Pin | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | 10 | bit | Can switch to 8 bits |
| Overall error | - | - | - | - | $\pm 3.0$ | LSB |  |
| Non-linearity error | - | - | - | - | $\pm 2.5$ | LSB |  |
| Differential linearity error | - | - | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vot | ANO to AN15 | $\begin{gathered} \text { Avss } \\ -1.5 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{A} \cdot \mathrm{ss} \\ +0.5 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \text { Avss } \\ +2.5 \text { LSB } \end{gathered}$ | mV | 1LSB= |
| Full scale transition voltage | $V_{\text {FST }}$ | ANO to AN15 | $\begin{gathered} \mathrm{AVcc} \\ -3.5 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AVcc} \\ -1.5 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \text { Avcc } \\ +0.5 \mathrm{LSB} \end{gathered}$ | mV | AVcc/1022 |
| Conversion time <br> (Sampling + Compare) | - | - | 98 tcp *2 | - | - | ns | 16 MHz operation |
| Sampling time | - | - | 32 tcp * ${ }^{2}$ | - | - | ns | 16 MHz operation |
| Compare time | - | - | $66 \mathrm{tcP}^{*}{ }^{2}$ | - | - | ns | 16 MHz operation |
| Analog port input current | IAIN | ANO to AN15 | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $\mathrm{V}_{\text {AIN }}$ | AN0 to AN15 | 0 | - | AVcc | V |  |
| Reference voltage | - | AVcc | 3.0 | - | AVcc | V |  |
| Power supply current | $\mathrm{I}_{\mathrm{A}}$ | AVcc | - | - | 5 | mA |  |
|  | $\mathrm{I}_{\text {AH }}$ | AVcc | - | - | 5 | $\mu \mathrm{A}$ | *1 |
| Reference voltage supply current | $I_{\text {R }}$ | AVcc | - | 100 | 200 | $\mu \mathrm{A}$ |  |
|  | IRH | AVcc | - | - | 5 | $\mu \mathrm{A}$ | *1 |
| Channel differences | - | ANO to AN15 | - | - | 4 | LSB |  |

*1: When not operating A/D converter, this is the current $\left(\mathrm{V}_{\mathrm{CC}-\mathrm{CPU}}=\mathrm{AV} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}\right)$ when the CPU is stopped.
*2: $\mathrm{t}_{\mathrm{CP}}$ means: 1 internal operating frequency. When the internal operating frequency is $16 \mathrm{MHz}, \mathrm{t}_{\mathrm{CP}}$ is $1 / 16 \mathrm{MHz}=62.5 \mathrm{~ns}$.
Notes: 1. The reference $L$ value is fixed at $A V_{S S}$; the reference $H$ value is fixed at $A V_{c c}$. The error is relatively large as the $A V_{C C}$ becomes smaller.
2. Analog input external circuit output impedance should use the following conditions.

## External Circuit Output Impedance $\leq 10 \mathrm{k} \Omega$

3. If the external circuit output impedance is too high, there maybe insufficient time for sampling of the analog voltage.

- Analog input circuit model diagram


Analog input
MB90M407/M408
$\mathrm{R}=$ About $1.5 \mathrm{k} \Omega$
$\mathrm{C}=$ About 30 pF
MB90MF408, MB90MV405
$R=$ About $3.0 \mathrm{k} \Omega$
$\mathrm{C} \stackrel{\mathrm{N}}{=}$ About 65 pF
Note: Numeric values herein should be used as a guide.

## 6. Handling Device

## - Preventing latch-up

Latch-up may occur in CMOSIC when a voltage higher than $\mathrm{V}_{\text {CC-CPu }}$ or lower than $\mathrm{V}_{\text {SS-CPu }}$ is applied to the input or output pins, or a voltage exceeding the rated value is applied between $\mathrm{V}_{\mathrm{Cc} \text {-cpu }}$ and $\mathrm{V}_{\text {SS-cpu }}$. Latchup may cause a rapid increase in the supply current, sometimes resulting in thermal damage to the device. Therefore, keep the used voltage within the maximum ratings.
When turning the power on and off the analog supply voltage ( $\mathrm{A} \mathrm{V}_{\mathrm{CC}}$ ) analog input should not exceed the digital supply voltage ( $\mathrm{V}_{\text {CC-CPU }}$ ).

## - Voltage supplies should be stabilized.

A sudden change of the power supply voltage may cause a malfunction even within the guaranteed range of operation of the $\mathrm{V}_{\text {Cc-cpu }}$ power supply voltage.
For reference of stabilization, voltage variations are recommended to be restrained so that $\mathrm{V}_{\text {CC-CPu }}$ ripple variations (P-P values) are below $10 \%$ of the standard $\mathrm{V}_{\text {cc-cpu }}$ value in commercial frequencies ( 50 to 60 Hz ), and so that transient variation is below $0.1 \mathrm{~V} / \mathrm{ms}$ in sudden changes during power switchovers.

## - Precautions when turning on the power supply

Ensure a minimum of $50 \mu$ s (between 0.2 to 2.7 V ) for voltage rise times when turning on the power supply to prevent malfunction of the built-in power reduction circuit.

## - Handling of unused input pins

Leaving unused input pins open may cause a malfunction. Therefore, these pins should be connected to a pull-up or a Pull-down resistor.

- Handling of $A / D$ converters power supply pins

Connect power supply pins with $A V_{C C}=V_{C C-C P U}, A V_{S S}=V_{C C-ו O}$ even when not using the $A / D$ converters.

- Precautions when using the external clock

Oscillating stability waiting time is required when resetting from the Power On Reset, Stop Mode when using the external clock.

## - Order of turning on the power

Turn off the digital power supply ( $\mathrm{V}_{\mathrm{CC}-\mathrm{CPU}}$ ) after turning off the $\mathrm{A} / \mathrm{D}$ converter power supplie ( $\mathrm{AV} \mathrm{V}_{\mathrm{CC}}, \mathrm{AV}_{\mathrm{SS}}$ ) and analog input (AN0 to AN15).

Do not allow the input voltage to exceed $A V_{C C}$ when using the analog input pins as an input port.

