# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89930A Series

# MB89935A/935B/P935B/PV930A

### **■ DESCRIPTION**

The MB89930A series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such, timers, a serial interface, an A/D converter and an external interrupt.

#### **■ FEATURES**


• MB89600 Series CPU core

Maximum memory space : 64 Kbytes
 Minimum execution time : 0.4 μs/10 MHz
 Interrupt processing time : 3.6 μs/10 MHz

• I/O ports : max. 21channels

- 21-bit timebase timer
- 8-bit PWM timer
- 8/16-bit capture timer/counter
- 10-bit A/D converter: 8 channels
- UART8-bit serial I/O
- External interrupt 1 : 3 channels
- External interrupt 2: 8 channels

• Wild Register: 2 bytes





## (Continued)

- Low-power consumption modes ( sleep mode, and stop mode)
- SSOP-30 and MQFP-48 package
- CMOS Technology

## **■ PRODUCT LINEUP**

Part number Parameter	MB89935A	MB89935B	MB89P935B	MB89PV930A
Classification		ction product M product)	One-time PROM product (for small-scale production)	Piggyback/evaluation product (for development)
ROM size		< 8 bits nask ROM)	16 K × 8 bits (internal PROM)	32 K × 8 bits (external EPROM)
RAM size			512 × 8 bits	
CPU functions	Number of ins Instruction bit Instruction ler Data bit lengt Minimum exe Interrupt proc	length : ngth : h : cution time :	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.4 μs to 6.4 μs (10 MHz) 3.6 μs to 57.6 μs (10 MHz)	
Ports	Ge		I/O ports (CMOS) : 21 (also so orts are also an N-ch open-dra	
21-bit time base timer	21-bit Interi	rupt cycle: 0.8	2 ms, 3.3 ms, 26.2 ms, or 419.	4 ms with 10-MHz main clock
Watching timer	Re	set generation	cycle: 419.4 ms minimum wi	th 10-MHz main clock
8-bit PWM timer	8-bit interval timer operation (square output capable, operating clock cycle : 0.4 μs , 3.2 μs, 6.4 μs, 25.6 μs) 8-bit resolution PWM operation (conversion cycle : 102.4 μs to 26.84 s : in the selection of internal shift clock of 8/16-bit capture timer) Count clock selectable between 8-bit and 16-bit timer/counter outputs			
8/16-bit capture, timer/counter	8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel  Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter			
UART			Transfer data length: 6/7/8 b	pits
8-bit Serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks : 0.8 μs, 6.4 μs, 25.6 μs)			
12-bit PPG timer		Output fr	equency : Pulse width and cyc	cle selectable
External interrupt 1 (wake-up function)	3 channels (Interrupt vector, request flag, request output enabled) Edge selectable (Rising edge, falling edge, or both edges) Also available for resetting stop/sleep mode (Edge detectable even in stop mode)			
External interrupt 2 (wake-up function)			puts (Independent L-level inte ing stop/sleep mode (Level de	

### (Continued)

Part number Parameter	MB89935A	MB89935B	MB89P935B	MB89PV930A
10-bit A/D converter	10-bit precision × 8 channels A/D conversion function (Conversion time : 15.2 μs/10 MHz) Continuous activation by 8/16-bit timer/counter output or time-base timer counter			
Wild Register	8-bit × 2			
Standby mode	Sleep mode, and Stop mode			
*Power supply Voltage	2.2 V	to 5.5 V	3.0 V to 5.5 V	2.7 V to 5.5 V

<sup>\*:</sup> The minimum operating voltage varies with the operating frequency, the function, and the connected ICE.

#### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89935A	MB89935B	MB89P935B	MB89PV930A
FPT-30P-M02	0	0	0	×*
MQP-48C-P01	×	×	×	0

<sup>○ :</sup> Available ×: Not available

Part number: 48QF-30SOP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL (81) -3-3986-0403

### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

### 2. Current Consumption

In the case of the MB89PV930A, add the current consumed by the EPROM which is connected to the top socket.

### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "

MASK OPTIONS" Take particular care on the following points:

Options are fixed on the MB89PV930A and MB89P935B.


#### 4. Difference between MB89935A and MB89935B


MB89935B is different from MB89935A in that the internal circuit and oscillator have been changed and the radiated noise and current consumption while oscillation is active is reduced. For details of the characteristics of current consumption, see "

EXAMPLE CHARACTERISTICS".

<sup>\* :</sup> Adapter for 48-pin to 30-pin conversion (manufactured by Sun Hayato Co., Ltd.)

## **■ PIN ASSIGNMENT**





Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
49	V <sub>PP</sub>	57	N.C.	65	O4	73	OE
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	O1	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	А3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

# ■ PIN DESCRIPTION

Pin	No.	<b>.</b> .	Circuit	_ ,.
SSOP*1	MQFP*2	Pin name	type	Function
8	32	X0	Α	Pins for connecting the crystal resonator for the main clock. To
9	33	X1	^	use an eternal clock, input the signal to X0 and leave X1 open.
5	29	MOD0	В	Memory access mode setting input pins.
6	30	MOD1	Ь	Connect the pin directly to Vss.
7	31	RST	С	Reset I/O pin. This pin serves as an N-channel open-drain output with pull-up resistor and a hysteresis input as well. The pin outputs the "L" signal (optionally) in response to an internal reset request. Also, it initializes the internal circuit upon input of the "L" signal.
26 to 29	10 to 13	P00/INT20/AN4 to P03/INT23/AN7	G	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2 or as an A/D converter analog input. The input of external interrupt 2 is a hysteresis input.
1 to 4	25 to 28	P04/INT24 to P07/INT27	D	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2. The input of external interrupt 2 is a hysteresis input.
19	5	P30/UCK/SCK	D	General-purpose CMOS I/O ports. This pin also serves as the clock I/O pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.
18	4	P31/UO/SO	E	General-purpose CMOS I/O ports. This pin also serves as the data output pin for the UART or 8-bit serial I/O.
17	3	P32/UI/SI	E	General-purpose CMOS I/O ports. This pin also serves as the data input pin for the UART or 8-bit serial I/O.
15	2	P33/EC	D	General-purpose CMOS I/O ports.  This pin also serves as the external clock input pin for the 8/16-bit capture timer/counter. The resource is a hysteresis input.
14	1	P34/TO/INT10	D	General-purpose CMOS I/O ports. This pin also serves as the output pin for the 8/16-bit capture timer/counter or as the input pin for external interrupt 1. The resource is a hysteresis input.
13, 12	48, 35	P35/INT11, P36/INT12	D	General-purpose CMOS I/O ports. These pins also serve as the input pin for external interrupt 1. The resource is a hysteresis input.

(Continued)

\*1 : FPT-30P-M02 \*2 : MQP-48C-P01

## (Continued)

Pin	No.	Din nama	Circuit	Function	
SSOP*1	MQFP*2	Pin name	type	Function	
11	34	P37/BZ/PPG	E	General-purpose CMOS I/O ports.  This pin also serves as the buzzer output pin or the 12-bit programmable pulse generator output.	
20	24	P50/PWM	Е	General-purpose CMOS I/O ports. This pin also serves as the 8-bit PWM output pin. The pin is a hysteresis input.	
22 to 25	6 to 9	P40/AN0 to P43/AN3	F	General-purpose CMOS I/O ports. These pins can also be used as N-channel open-drain ports. The pins also serve as A/D converter analog input pins.	
30	18	Vcc		Power supply pin	
10	42	Vss		Power (GND) pin	
21	14	AVss	_	Power supply pin for the A-D converter. Apply equal potential to this pin and the Vss pin.	
16	_	С	_	MB89P935B: Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 μF. MB89935A/B: This pin is not internally connected. It is unnecessary to connect a capacitor.	
_	15,16,17, 19,20,21, 22,23,36, 37,38,39, 40,41,43, 44,45,46, 47	N.C.	_	Internally connected pins Be sure to leave them open.	


\*1 : FPT-30P-M02


\*2 : MQP-48C-P01

# ■ EXTERNAL EPROM PIN DESCRIPTION (MB89PV930A only)

Pin No.	Pin name	I/O	Function
49	V <sub>PP</sub>	0	"H" level output pin
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1	0	Address output pins
61 62 63	O1 O2 O3	1	Data input pins
64	Vss	0	Power supply (GND) pin
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
71	A10	0	Address output pin
73	OE	0	ROM output enable pin Outputs "L" at all times.
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins
80	Vcc	0	EPROM power supply pin
56 57 72 74	N.C.	_	Internally connected pins Be sure to leave them open.

## **■ I/O CIRCUIT TYPE**





#### **■ HANDLING DEVICES**

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 k $\Omega$  or more.

Make the unused I/O terminal in a state of output and leave it open and if it is in an input state, handle it with the same procedure as the input terminals.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 4. Power Supply Voltage Fluctuations

Although  $V_{\rm CC}$  power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{\rm CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{\rm CC}$  value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 5. Treatment of Power Supply Pins on Microcontrollers with A/D Converters

Connect to be AVss = Vss even if the A/D converters are not in use.

#### 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

#### 7. About the Wild Register Function

No wild register can be debugged on the MB89PV930A. For the operation check, test the MB89P935B installed on a target system.

#### 8. Program Execution in RAM


When the MB89PV930A is used, no program can be executed in RAM.

## 9. Note to Noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin  $(\overline{RST})$  does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin  $(\overline{RST})$ .

#### ■ PROGRAMMING TO THE OTPROM WITH MB89P935B

### 1. Memory Space



## 2. Programming to the OTPROM

To program to the OTPROM using an EPROM programmer AF200 (manufacturer : Yokogawa Digital Computer Corp.) .

Inquiry: Yokogawa Digital Computer Corp.: TEL (81) -42-333-6224

Note: Programming to the OTPROM with MB89P935B is serial programming mode only.

### 3. Programming Adaptor for OTPROM

To program to the OTPROM using an EPROM programmer AF200, use the programming adapter (manufacturer : Sun Hayato Co., Ltd.) listed below.

Adaptor socket: ROM3-FPT30M02-8L

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403 FAX (81) -3-5396-9106

#### 4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TVM


## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sun Hayato Co., Ltd.) listed below.

Package	Compatible socket part number
LCC-32	ROM-32LC-28DP-S

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403 FAX (81) -3-5396-9106


### 3. Memory Space.



## 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000h to 7FFFh.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

### 1. Memory Space

The microcontrollers of the MB89930A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89930A series is structured as illustrated below.



### 2. Registers

The MB89930A series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is

used.


Index register (IX): A 16-bit register for index modification

Extra pointer (EP): A 16-bit pointer for indicating a memory address Stack pointer (SP): A 16-bit register for indicating a stack area

Program status (PS): A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

### • Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	1	<b>†</b>
1	0	2	<b>,</b>
1	1	3	Low = no interrupt

N-flag: Set to "1" if the MSB becomes to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is cleared to "0".

Z-flag: Set to "1" when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.

C-flag: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89930A series. The bank currently in use is indicated by the register bank pointer (RP) .



## ■ I/O MAP

Address	Register name	Register description	Read/write	Initial value
0000н	PDR0	Port 0 data register	R/W	$X \times X \times X \times X$
0001н	DDR0	Port 0 data direction register	W	0 0 0 0 0 0 0 0
0002н to 00006н		Vacancy		
0007н	SYCC	System clock control register	R/W	1 MM1 0 0
0008н	STBC	Standby control register	R/W	0 0 0 1 0
0009н	WDTC	Watchdog timer control register	W	0 X X X X
000Ан	TBTC	Timebase timer control register	R/W	0 0 0 0 0
000Вн		Vacancy		
000Сн	PDR3	Port 3 data register	R/W	XXXXXXX
000Дн	DDR3	Port 3 data direction register	W	0 0 0 0 0 0 0 0
000Ен	RSFR	Reset flag register	R	X X X X
000Fн	PDR4	Port 4 data register	R/W	X X X X
0010н	DDR4	Port 4 data direction register	R/W	0 0 0 0
0011н	OUT4	Port 4 output format register	R/W	0 0 0 0
0012н	PDR5	Port 5 data register	R/W	X
0013н	DDR5	Port 5 data direction register	R/W	0
0014н	RCR21	12-bit PPG control register 1	R/W	0 0 0 0 0 0 0 0
0015н	RCR22	12-bit PPG control register 2	R/W	0 0 0 0 0 0
0016н	RCR23	12-bit PPG control register 3	R/W	0 - 0 0 0 0 0 0
0017н	RCR24	12-bit PPG control register 4	R/W	0 0 0 0 0 0
0018н	BZCR	Buzzer register	R/W	0 0 0
0019н	TCCR	Capture control register	R/W	0 0 0 0 0 0 0 0
001Ан	TCR1	Timer 1 control register	R/W	0 0 0 0 0 0 0 0
001Вн	TCR0	Timer 0 control register	R/W	0 0 0 - 0 0 0 0
001Сн	TDR1	Timer 1 data register	R/W	X X X X X X X X
001Dн	TDR0	Timer 0 data register	R/W	X X X X X X X X
001Ен	TCPH	Capture data register H	R	$X \times X \times X \times X$
001Fн	TCPL	Capture data register L	R	$X \times X \times X \times X$
0020н	TCR2	Timer output control register	R/W	0 0
0021н		Vacancy	1	
0022н	CNTR	PWM control register	R/W	0 - 0 0 0 0 0 0
0023н	COMR	PWM compare register	W	$X \times X \times X \times X$
00024н	EIC1	External interrupt 1 Control register 1	R/W	0 0 0 0 0 0 0 0

Address	Register name	Register description	Read/write	Initial value	
0025н	EIC2	External interrupt 1 Control register 2	R/W	0 0 0 0	
0026н	Veceney				
0027н		Vacancy			
0028н	SMC	Serial mode control register	R/W	0 0 0 0 0 - 0 0	
0029н	SRC	Serial rate control register	R/W	0 1 1 0 0 0	
002Ан	SSD	Serial status and data register	R/W	0 0 1 0 0 - 1 X	
0000	SIDR	Serial input data register	R	XXXXXXX	
002Вн	SODR	Serial output data register	W	XXXXXXX	
002Сн	UPC	Clock division selection register	R/W	0 0 1 0	
002Dн to 0002Fн		Vacancy			
0030н	ADC1	A/D converter control register 1	R/W	- 0 0 0 0 0 0 0	
0031н	ADC2	A/D converter control register 2	R/W	- 0000001	
0032н	ADDH	A/D converter data register H	R/W	X X	
0033н	ADDL	A/D converter data register L	R/W	XXXXXXX	
0034н	ADEN	A/D enable register	R/W	0 0 0 0 0 0 0 0	
0035н		Vacancy			
0036н	EIE2	External interrupt 2 control register1	R/W	0 0 0 0 0 0 0 0	
0037н	EIF2	External interrupt 2 control register2	R/W	0	
0038н		Vacancy	•		
0039н	SMR	Serial mode register	R/W	0 0 0 0 0 0 0 0	
003Ан	SDR	Serial data register	R/W	XXXXXXX	
003Вн	SSEL	Serial function switching register	R/W	0	
003Сн to 003Fн		Vacancy	•		
0040н	WRARH0	Upper-address setting register	R/W	XXXXXXX	
0041н	WRARL0	Lower-address setting register	R/W	XXXXXXX	
0042н	WRDR0	Data setting register 0	W	XXXXXXX	
0043н	WRARH1	Upper-address setting register	R/W	XXXXXXX	
0044н	WRARL1	Lower-address setting register	R/W	XXXXXXX	
0045н	WRDR1	Data setting register 1	W	XXXXXXX	
0046н	WREN	EN Address comparison EN register		X X X X X X O O	
0047н	WROR Wild-register data test register R/W			0 0	
0048н to 006Fн		Vacancy	•	•	
0070н	PUL0	Port-0 pull-up setting register	R/W	0 0 0 0 0 0 0 0	

## (Continued)

Address	Register name	Register description	Read/write	Initial value
0071н	PUL3	Port-3 pull-up setting register	R/W	0 0 0 0 0 0 0
0072н	PUL5	Port-5 pull-up setting register	R/W	0
0073н to 007Ан		Vacancy		
007Вн	ILR1	Interrupt level setting register1	W	1 1 1 1 1 1 1 1
007Сн	ILR2	Interrupt level setting register2	W	11111111
007Dн	ILR3	Interrupt level setting register3	W	1 1 1 1 1 1 1 1
007Ен	ILR4	Interrupt level setting register4	W	1 1 1 1 1 1 1 1
007Fн	ITR	Interrupt test register	Not available	0 0

- : Unused, X : Undefined, M : Set using the mask option

Note: Do not use vacancies.

## **■ ELECTRICAL CHARACTERISTICS**


## 1. Absolute Maximum Ratings

Donomotor	Cymbal	Va	lue	Unit	Domarko
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 6.0	V	
"I " lovel movimum output ourrent	lOL1	_	20	mA	Pins P40 to P43
"L" level maximum output current	OL2	_	10	mA	Pins excluding P40 to P43
"L" level average output current	lolav		4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"H" level maximum output current	Іон	_	-10	mA	
"H" level average output current	Іонач		-2	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон	_	-50	mA	
Power consumption	Pd	_	200	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

Parameter	Symbol	Va	alue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Offic	Remarks
Power supply voltage	Vcc	2.2	5.5	V	Normal operation assurance range MB89935A/B
		1.5	6.0	V	Retains the RAM state in stop mode
"Ll" lovel input voltage	Vıн	0.7 Vcc	Vcc + 0.3	V	P00 to P07, P30 to P37, P40 to P43, P50, UI/SI
"H" level input voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	MOD0/1, RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12
"L" level input voltage	VıL	Vss - 0.3	0.3 Vcc	V	P00 to P07, P30 to P37, P40 to P43, P50, UI/SI
L level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	MOD0/1, RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12
Open-drain output pin application voltage	VD	Vss - 0.3	Vcc + 0.3	V	P40 to P43
Operating temperature	Ta	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. DC Characteristics

(Vcc = 5.0 V  $\pm$  10%, AVss = Vss = 0.0 V, FcH = 10 MHz (External clock) , Ta = -40  $^{\circ}$ C to +85  $^{\circ}$ C)

Doromotor	Sym-		Din name	Condition		Value	•	l lnit	Domorko
Parameter	bol		Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"L" lovel input	Vıн	P30	to P07, to P37, P40 to P43, , UI/SI	_	0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	UCK INT2	F, MOD0/1, K/SCK, EC, 20 to INT27, 10 to INT12	_	0.8 Vcc		Vcc + 0.3	V	
"L" level input	VIL	P30	to P07, to P37, P40 to P43, , UI/SI	_	Vss - 0.3	_	0.3 Vcc	V	
voltage	VILS	UCK INT2	F, MOD0/1, K/SCK, EC, 20 to INT27, 10 to INT12	_	Vss - 0.3		0.2 Vcc	V	
Open-drain output pin application voltage	VD	P40	to P43	_	Vss - 0.3		Vcc + 0.3	V	
"H" level output voltage	Vон		to P07, P30 to P37, to P43, P50	Iон = −4.0 mA	2.4		_	V	
"L" level output voltage	V <sub>OL1</sub>		to P07, P30 to P37, , RST	I <sub>OL</sub> = 4.0 mA			0.4	V	
output voltage	V <sub>OL2</sub>	P40	to P43	IoL = 12.0 mA			0.4	V	
Input leakage current	lu		to P07, P30 to P37, to P43, P50, D0/1	0.45 V < V <sub>I</sub> < V <sub>CC</sub>	_	_	±5	μΑ	Without pull-up resistor
Pull-up resistance	RPULL		to P07, P30 to P37, to P43, P50	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	
			Normal operation	When A/D		8	12	mA	MB89935A/B
	Icc		mode (External clock,	converter stops	_	6	9	mA	MB89P935B
	100		highest gear	When A/D	_	10	15	mA	MB89935A/B
		Vcc	speed)	converter starts	_	8	12	mA	MB89P935B
Power supply			Sleep mode	) A / D		4	6	mA	MB89935A/B
Current	lccs (External clock highest gear speed)		highest gear	When A/D converter stops	_	3	5	mA	MB89P935B
			Stop mode	When A/D			1	μΑ	MB89935A/B
	Іссн	Vcc	Ta = +25 °C (External clock)	converter stops			10	μΑ	MB89P935B
Input capacitance	Cin	Othe Vss	er than AVss, Vcc,		_	10	_	pF	MB89P935B


#### 4. AC Characteristics

### (1) Reset Timing

(AVss = Vss = 0.0 V, Ta = 
$$-40$$
 °C to  $+85$  °C)

Parameter	Symbol	Condition	Valu	ıe	Unit	Remarks
	Symbol	Condition	Min.	Max.	Oilit	
RST "L" pulse width	<b>t</b> zlzh	_	48 thcyl	_	ns	

they : 1 oscillating clock cycle time




Notes: •When the power-on reset option is not on, leave the external reset on until oscillation becomes stable.
•If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).

## (2) Power-on Reset

(AVss = Vss = 0.0 V, Ta = 
$$-40$$
 °C to  $+85$  °C)

Parameter	Symbol	Condition	Val	ue	Unit	Remarks	
raiailletei	Min.		Min.	Max.	Oilit	Nemarks	
Power supply rising time	<b>t</b> R		_	50	ms		
Power supply cutoff time	<b>t</b> off	_	1		ms	Due to repeated operations	




Note: The supply voltage must be set to the minimum value required for operation within the prescribed default oscillation settling time.

## (3) Clock Timing


$$(AVss = Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$$


Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter	Syllibol	Condition	Min.	Max.	Oilit	Nemarks	
Clock frequency	Fсн		1	10	MHz		
Clock cycle time	txcyL		100	1000	ns		
Input clock pulse width	twн tw∟	_	20	_	ns		
Input clock rising/falling time	tcr tcr		_	10	ns		

## • X0 and X1 Timing and Conditions




### • Main Clock Conditions






# When an exernal clock is used



## (4) Instruction Cycle.

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн		$t_{\text{INST}} = 0.4~\mu \text{s}$ when operating at FcH = 10 MHz (4/FcH)

### (5) Recommended Resonator Manufactures



Resonator manufacturer	Resonator	Frequency (MHz)	<b>C</b> <sub>1</sub>	C <sub>2</sub>	R
	CSTS0400MG06	4.00	Built-in	Built-in	330 Ω
	CSTCC4.00MG0H6	4.00	Built-in	Built-in	330 Ω
Murata	CSTS0800MG06	8.00	Built-in	Built-in	Not required
Mfg. Co., Ltd.	CSTCC8.00MG0H6	8.00	Built-in	Built-in	Not required
	CST10.0MTW	10.00	Built-in	Built-in	Not required
	CSTCC10.0MG0H6	10.00	Built-in	Built-in	Not required

Inquiry: Murata Mfg. Co., Ltd.

• Murata Electronics North America, Inc. : TEL1-404-436-1300

• Murata Europe Management GmbH: TEL 49-911-66870


• Murata Electronics Singapore (Pte.) : TEL 65-758-4233

## (6) Peripheral Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
	Symbol	riii iiaiiie	Min.	Max.		Remarks
Peripheral input "H" pulse width	tılıн	INT10 to INT12,	2 tinst*	_	μs	
Peripheral input "L" pulse width	tıнıL	INT20 to INT27, EC	2 tinst*		μs	

\*: For information on t<sub>INST</sub> see " (4) Instruction Cycle".



 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name		Value	Unit	Remarks	
Parameter	Syllibol	riii iiaiiie	Min.	Тур.	Max.		iveillai ka
Peripheral input "H" noise limit	<b>t</b> ihnc	INT10 to INT12, EC	7	15	23	ns	
Peripheral input "L" noise limit	tilnc		7	15	23	ns	




### (7) UART, Serial I/O Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	Syllibol	Fili lialile	Condition	Min.	Max.	Oilit	
Serial clock cycle time	tscyc	UCK/SCK		2 tinst*	_	μs	
$UCK/SCK \downarrow \to SO  time$	<b>t</b> sLov	UCK/SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI → UCK/SCK↑	<b>t</b> ıvsh	UCK/SCK, SI		1/2 tinst*		μs	
$UCK/SCK \uparrow \to Valid \; SI \; hold \; time$	<b>t</b> shix	UCK/SCK, SI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	<b>t</b> shsl	UCK/SCK		tinst*		μs	
Serial clock "L" pulse width	<b>t</b> slsh	UCK/SCK	External	tinst*		μs	
$UCK/SCK \downarrow \to SO \ time$	<b>t</b> sLov	UCK/SCK, SO	shift clock mode	0	200	ns	
Valid SI → UCK/SCK	tıvsн	UCK/SCK, SI		1/2 tinst*	_	μs	
$UCK/SCK \uparrow \to Valid \; SI \; hold \; time$	<b>t</b> shix	UCK/SCK, SI		1/2 tinst*	_	μs	

\*: For information on tinst, see " (4) Instruction Cycle".

# • Internal Shift Clock Mode



#### • External Shift Clock Mode



#### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$ 

Parameter	Symbol		Value		Unit	Remarks
rarameter	Syllibol	Min.	Тур.	Max.	Offic	Remarks
Resolution		_	_	10	bit	
Total error		-5.0	_	+5.0	LSB	
Linearity error		-3.0	_	+3.0	LSB	
Differential linearity error		-2.5	_	+2.5	LSB	
Zero transition voltage	Vот	AVss – 3.5 LSB	AVss + 0.5 LSB	AVss + 4.5 LSB	V	
Full-scale transition voltage	V <sub>FST</sub>	Vcc – 6.5 LSB	Vcc – 1.5 LSB	Vcc + 2.0 LSB	V	
A/D mode conversion time		_	_	38 tінет*	μs	
Analog port input current	lain	_	_	10	μΑ	
Analog input voltage range		0	_	Vcc	V	

<sup>\*:</sup> For information on tinst, see " (4) Instruction Cycle" in "4. AC Characteristics."

### (2) A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit : LSB)


The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1111"  $\leftrightarrow$  "11 1111 1110") from actual conversion characteristics


Differential linearity error (unit : LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit : LSB)

The difference between theoretical and actual conversion values






### (3) Notes on Using A/D Converter

Input impedance of the analog input pins

The A/D converter used for the MB89930A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activating A/D conversion. For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below  $4~\mathrm{k}\Omega$ ) .

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1  $\mu$ F for the analog input pin.




#### • Error


The smaller the | Vcc - AVss |, the greater the error would become relatively.


#### **■ EXAMPLE CHARACTERISTICS**

Power supply current


(MB89935A/MB89935B/MB89P935B: 8 MHz (when FAR resonator [NM8000] / external clock are used)












## (3) "H" level output voltage



## **■ MASK OPTIONS**

No	Part number	MB89935A/B	MB89P935B	MB89PV930A
	Specifying procedure	Specify when ordering masking	Setting not possible	
1	Selection of initial value of main clock oscillation settling time* (with FcH = 10 MHz)  01: 2 <sup>14</sup> /FcH (Approx.1.63 ms)  10: 2 <sup>17</sup> /FcH (Approx.13.1 ms)  11: 2 <sup>18</sup> /FcH (Approx.26.2 ms)	Selectable	Fixed to 2 <sup>18</sup> /Fcн (Approx. 26.2 ms)	Fixed to 2 <sup>18</sup> /Fcн (Approx. 26.2 ms)
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Available	Available
3	Reset pin output With reset output Without reset output	Selectable	With reset output	With reset output


Fcн: Main clock oscillation frequency


## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB89935APFV MB89935BPFV MB89P935BPFV	32-pin Plastic SSOP (FPT-30P-M02)	
MB89PV930ACFV	48-pin Ceramic MQFP (MQP-48C-P01)	

<sup>\*:</sup> Initial value to which the oscillation settling time bit (SYCC: WT1, WT0) in the system clock control register is set

## **■ PACKAGE DIMENSIONS**





# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0207

© FUJITSU LIMITED Printed in Japan