8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89820 Series

MB89821/823R/825/P825/PV820

DESCRIPTION

MB89820 series is a line of single-chip microcontrollers using the F²MC-8L* CPU core which can operate at low voltage but at high speed. In addition to an LCD controller/driver allowing 200-pixel display the microcontrollers contain a variety of peripheral functions such as timers, a UART, a serial interface, and an external interrupt. The configuration of the MB89820 series is therefore best suited to control of LCD display panels.

*: F²MC stands for FUJITSU Flexible Microcontroller.


FEATURES

- Minimum execution time: 0.8 μ s/5 MHz (Vcc = +5.0 V)
- F²MC-8L family CPU core

Instruction set optimized for controllers

 LCD controller/driver Max 50 segments × 4 commons Divided resistor for LCD power supply Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

(Continued)



(Continued)

- Three types of timers
 8-bit PWM timer (also usable as a reload timer)
 8-bit pulse width count timer (also usable as a reload timer)
 20-bit time-base timer
- Two serial interfaces
 8-bit synchronous serial interface (Switchable transfer direction allows communication with various equipment.)
 UART (5-, 7-, 8-bit transfer capable)
- External interrupt: 2 channels Capable of wake-up from low-power consumption modes (with an edge detection function)
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

Part number Parameter	MB89821	MB89823R	MB89825	MB89P825	MB89PV820	
Classification		ss production proc nask ROM product		One-time PROM product	Piggyback/ evaluation product for evaluation and development	
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, programming with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size	128×8 bits			1024×8 bits		
CPU functions	Instruction Instruction Data bit len Minimum ez	length:	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.8 μs/5 MHz (Vcc = 5.0 V) 7.2 μs/5 MHz (Vcc = 5.0 V)			
Ports						
8-bit PWM timer	8-bit reload timer operation (toggled output capable) 8-bit resolution PWM operation Operating clock (pulse width count timer output: 0.8 μs, 12.8 μs, 51.2 μs/5 MHz)					
8-bit pulse width count timer	8-bit reload timer operation 8-bit pulse width count operation (continuous measurement capable "H" width, "L" width, single-cycle measurement capable) Operating clock (0.8 μs, 3.2 μs, 25.6 μs/5 MHz)					

PRODUCT LINEUP

(Continued)

(Continued)

Part number Parameter	MB89821 MB89823R		MB89825	MB89825 MB89P825			
8-bit serial I/O	8 bits One clock selectable from four transfer clocks (one external shift clock, three internal shift clock, three internal shift clocks: 1.6 μs, 6.4 μ 25.6 μs/5 MHz) LSB first/MSB first selectability						
UART	5-, 7-, 8-bit transfer capable Internal baud-rate generator (Max 78125 bps/5 MHz)						
LCD controller/ driver	Common output: 4 Segment output: 50 (Max) Operating mode: 1/2 bias, 1/2 duty; 1/3 bias, 1/3 duty; 1/3 bias, 1/4 duty LCD display RAM size: 50 × 4 bits Dividing resistor for LCD driving: Built-in (An external resistor selectable)						
External interrupt	2 channels (edge selectable) (1 channel also serves as a pulse width count timer input)						
Standby mode	Sleep mode, stop mode						
Process	CMOS						
Operating voltage ^{*2}	2.2 V ^{*3} to 6.0 V 2.7 V to 6.0 V						
EPROM for use	MBM27C256 20TV (LCC packag						

*1: The function is selected by the mask option.

*2: Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")

*3: The operation at less than 2.2 V is assured separately. Please contact FUJITSU LIMITED.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89821 MB89823R MB89825 MB89P825	MB89PV820
FPT-80P-M11	0	×
MQP-80C-P01	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "■ Package Dimensions."

DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89821, the register bank address upper than 0140_H cannot be used. On the MB89823R, MB89825 and MB89P825, each register bank addresses upper than 0180_H can be used.
- On the MB89P825, addresses BFF0_H to BFF6_H comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV820, add the current consumed by the EPROM which is connected to the top socket.
- However, the current consumption in sleep/stop modes is the same. (For more information, see section "
 Electrical Characteristics."

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check section "■ Mask Options."

Take particular care on the following point:

• Options are fixed on the MB89PV820.

PIN ASSIGNMENT





(MQP-80C-P01)

• Pin assignment on package top (MB89PV820 only)

N.C. V _{PP} A12	89 90	A2 A1	97	N.C.	105	ŌĒ
	90	A1	00			
A12			98	O4	106	N.C.
	91	A0	99	O5	107	A11
A7	92	N.C.	100	O6	108	A9
A6	93	01	101	07	109	A8
A5	94	02	102	O8	110	A13
A4	95	O3	103	CE	111	A14
A3	96	Vss	104	A10	112	Vcc
	A6 A5 A4 A3	A6 93 A5 94 A4 95	A6 93 O1 A5 94 O2 A4 95 O3 A3 96 Vss	A6 93 O1 101 A5 94 O2 102 A4 95 O3 103 A3 96 Vss 104	A6 93 O1 101 O7 A5 94 O2 102 O8 A4 95 O3 103 CE A3 96 Vss 104 A10	A6 93 O1 101 O7 109 A5 94 O2 102 O8 110 A4 95 O3 103 CE 111 A3 96 Vss 104 A10 112

■ PIN DESCRIPTION

Pin	no.	D '	Circuit	E				
QFP ^{*1}	MQFP ^{*2}	Pin name	type	Function				
3	14	X0	А	Clock crystal oscillator pins				
2	13	X1	-					
6	18	MOD0	В	Operating mode selection pins				
5	17	MOD1		Connect directly to Vss.				
4	16	RST	C	Reset I/O pin This pin is an N-ch open-drain type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source (optional function). The internal circuit is initialized by the input of "L".				
39 to 32	50 to 43	P00/SEG34 to P07/SEG41	D	General-purpose N-ch open-drain I/O ports Also serve as an LCD controller/driver segment output. The port and segment output are switched by mask option in 8-bit unit.				
31 to 24	42 to 35	P10/SEG42 to P17/SEG49	D	General-purpose N-ch open-drain I/O ports Also serve as an LCD controller/driver segment output. The port and segment output are switched by mask option in 4 to 1-bit unit.				
22 to 17	34 to 29	P20 to P25	F	General-purpose N-ch open-drain I/O ports A pull-up resistor option is provided.				
16	28	P30/INT0	Н	General-purpose input port The input is hysteresis input. Also serves as an external interrupt input (INT0). A pull-up resistor option is provided.				
15 to 13	27 to 25	P31 to P33	Н	General-purpose input ports These pins are a hysteresis input type. A pull-up resistor option is provided.				
12	24	P40	E	General-purpose I/O port A pull-up resistor option is provided.				
11	23	P41/PWM	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as an 8-bit PWM timer toggle output (PWM).				
10	22	P42/PWC/INT1	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as an 8-bit pulse width count timer input (PWC) and an external interrupt input (INT1). The PWC and INT1 input is hysteresis input.				
9	21	P43/SI	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as an 8-bit serial I/O and a UART data input (SI). The SI input is hysteresis input.				

*1: FPT-80P-M11

*2: MQP-80C-P01

(Continued)

(Continued)

Pin	no.	Pin name	Circuit	Function
QFP ^{∗1}	MQFP ^{*2}		type	Function
8	20	P44/SO	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as a serial I/O and a UART data output (SO).
7	19	P45/SCK	E	General-purpose I/O port A pull-up resistor option is provided. Also serves as a serial I/O and a UART clock I/O (SCK). The SCK input is hysteresis input.
73 to 40	5 to 1, 80 to 56, 54 to 51	SEG0 to SEG33	G	LCD controller/driver segment output pins
77 to 74	9 to 6	COM0 to COM3	G	LCD controller/driver common output pins
80 to 78	12 to 10	V1 to V3	_	LCD driving power supply pins
23	55	Vcc	_	Power supply pin
1	15	Vss	_	Power supply (GND) pin


*1: FPT-80P-M11

*2: MQP-80C-P01

• External EPROM pins (MB89PV820 only)
--


Pin no.	Pin name	I/O	Function
82	Vpp	0	"H" level output pin
83 84 85 86 87 88 89 90 91	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
93 94 95	01 02 03	1	Data input pins
96	Vss	0	Power supply (GND) pin
98 99 100 101 102	04 05 06 07 08	I	Data input pins
103	CE	0	ROM chip enable pin Outputs "H" during standby.
104	A10	0	Address output pin
105	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
107 108 109	A11 A9 A8	0	Address output pins
110	A13	0	
111	A14	0	
112	Vcc	0	EPROM power supply pin
81 92 97 106	N.C.	_	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE



(Continued)





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

7. Note to Noise In the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}).

■ PROGRAMMING TO THE EPROM ON THE MB89P825


The MB89P825 is an OTPROM (one-time PROM) version for the MB89820 series.

1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM


In EPROM mode, the MB89P825 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000_H to 7FFF_H (note that addresses C000_H to FFFF_H while operating as a single chip assign to 4000_H to 7FFF_H in EPROM mode). Load option data into addresses 3FF0_H to 3FF5_H of the EPROM programmer. (For information about each corresponding option, see "7. OTPROM Option Bit Map."
- (3) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter		
FPT-80P-M11	ROM-80QF2-28DP-8L3		
Inquiru Supporte Corp. TEL			

Inquiry: Sunhayato Corp. : TEL :+81-3-3984-7791 FAX :+81-3-3971-0535 E-mail : adapter@sunhayato.co.jp

7. OTPROM Option Bit Map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0н	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	Reset pin output 1: Yes 0: No	Oscillation stabilization time 1: 2 ¹⁷ /Fc 0: 2 ¹³ /Fc	Power-on reset 1: Yes 0: No
	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
3FF1⊦	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
3FF2⊦	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
3FF3⊦	Vacancy Readable	Vacancy Readable	P25 Pull-up 1: No 0: Yes	P24 Pull-up 1: No 0: Yes	P23 Pull-up 1: No 0: Yes	P22 Pull-up 1: No 0: Yes	P21 Pull-up 1: No 0: Yes	P20 Pull-up 1: No 0: Yes
3FF4⊦	Vacancy Readable	Vacancy Readable	P45 Pull-up 1: No 0: Yes	P44 Pull-up 1: No 0: Yes	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
3FF5⊦	Vacancy Readable	Vacancy Readable	Vacancy Readable	Vacancy Readable	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	P31 Pull-up 1: No 0: Yes	P30 Pull-up 1: No 0: Yes

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV


2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sunhayato Corp.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
Inquiry: Sunhayato Corp.	
	FAX : +81-3-3971-0535 E-mail : adapter@sunhayato.co.jp

3. Memory Space


Memory space in each mode, such as 32 Kbyte PROM, option area is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000 to 7FFF_H with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory Space

The microcontrollers of the MB89820 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89820 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

-	— 16 bits —	 1 		Initial value
	PC	: Program counter		FFFDH
	А	: Accumulator		Undefined
	Т	: Temporary accum	ulator	Undefined
	IX	: Index register		Undefined
	EP	: Extra pointer		Undefined
	SP	: Stack pointer		Undefined
	PS	: Program status		= 0, IL1, IL0 = 11 bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag:Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag:Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0:Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		f
1	0	2	
1	1	3	Low = no interrupt

N-flag:Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag:Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag:Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag:Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.


The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89823R/825 (RAM 256×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

NoteThe number of register banks that can be used varies with the RAM size.

0100н to 013Fн	8 banks
0100н to 017Fн	16 banks
0100н to 017Fн	16 banks
0100н to 017Fн	16 banks
0100н to 01FFн	32 banks
	0100н to 017Fн 0100н to 017Fн 0100н to 017Fн



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н			Vacancy
02н	(R/W)	PDR1	Port 1 data register
03н			Vacancy
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н			Vacancy
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBCR	Time-base timer control register
0Вн			Vacancy
0Сн	(R)	PDR3	Port 3 data register
0Dн			Vacancy
0Ен	(R/W)	PDR4	Port 4 data register
0 F н	(W)	DDR4	Port 4 data direction register
10н			Vacancy
11 н			Vacancy
12н	(R/W)	CNTR	PWM timer control register
13н	(W)	COMR	PWM timer compare register
14 н	(R/W)	PCR1	PWC pulse width control register 1
15н	(R/W)	PCR2	PWC pulse width control register 2
16н	(R/W)	RLBR	PWC reload buffer register
17н	(R/W)	NCCR	PWC noise cancellation control register
18н			Vacancy
19н			Vacancy
1Ан			Vacancy
1Bн			Vacancy
1 С н	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1 Ен			Vacancy
1 F н			Vacancy

(Continued)

(Co)	ntinu	ed)
100	10110	uu,

Address	Read/write	Register name	Register description		
20н	(R/W)	SMC1	UART serial mode control register 1		
21н	(R/W)	SRC	UART serial rate control register		
22н	(R/W)	SSD	UART serial status/data register		
23н	(R/W)	SIDR/SODR	UART serial data register		
24н	(R/W)	SMC2	UART serial mode control register 2		
25н			Vacancy		
26н			Vacancy		
27н			Vacancy		
28н			Vacancy		
29н			Vacancy		
2Ан			Vacancy		
2Вн			Vacancy		
2Сн			Vacancy		
2Dн			Vacancy		
2Ен			Vacancy		
2 F н			Vacancy		
30н	(R/W)	EIC1	External interrupt 1 control register		
31н to 5Fн			Vacancy		
60н to 78н	(R/W)	VRAM	Display data RAM		
79н	(R/W)	LCR1	LCD controller/driver control register		
7Ан	(R/W)	SEGR	Segment output selection register		
7В н			Vacancy		
7Сн	(W)	ILR1 Interrupt level setting register 1			
7Dн	(W)	ILR2	Interrupt level setting register 2		
7Е н	(W)	ILR3 Interrupt level setting register 3			
7 F н			Vacancy		

Note: Do not use vacancies.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0 V)

Demonster	Symbol Value			11	Deve all a		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage	Vcc	V _{SS} – 0.3	Vss + 7.0	V			
LCD power supply voltage	V3	Vss – 0.3	Vss + 7.0	V	V3 pin		
	VI1	Vss – 0.3	Vcc + 0.3	V	V _{I1} must not exceed Vss + 7.0 V. Except P00 to P07 and P10 to P17 for the MB89P825/PV820, and P20 to P25 without a pull-up resistor		
Input voltage	Vı2	Vss – 0.3	Vss + 7.0	V	P00 to P07 and P10 to P17 (when selected as ports) for the MB89821/ 823R/825, and P20 to P25 without a pull-up resistor		
	Vı3	V _{ss} – 0.3	V3 + 0.3	V	P00 to P07 and P10 to P17 for the MB89P825/PV820		
	Vo1	Vss – 0.3	Vcc + 0.3	V	V_{01} must not exceed V_{SS} + 7.0 V. Except P00 to P07 and P10 to P17 for the MB89P825/PV820, and P20 to P25 without a pull-up resistor		
Output voltage	Vo2	Vss – 0.3	Vss + 7.0	V	P00 to P07 and P10 to P17 (when selected as ports) for the MB89821/ 823R/825, and P20 to P25 without a pull-up resistor		
	Vo3	Vss – 0.3	V3 + 0.3	V	P00 to P07 and P10 to P17 for the MB89P825/PV820		
"L" level output current	lol		10	mA	Except power supply pins		
"L" level average output current	Iolav	_	4	mA	Average value (operating current × operating rate) Except power supply pins		
Total "L" level output current	ΣΙοι		40	mA			
"H" level output current	Іон	—	-5	mA	Except power supply pins		
"H" level average output current	Іонач	_	-2	mA	Average value (operating current × operating rate) Except power supply pins		
Total "H" level output current	ΣІон	_	-10	mA			
Power consumption	PD	_	300	mW			
Operating temperature	TA	-40	+85	°C			
Storage temperature	Tstg	-55	+150	°C			

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)									
Parameter	Symbol	Value		Unit	Remarks				
Farameter	Symbol	Min	Max	Unit	Remarks				
Power supply voltage	Vcc	2.2*	6.0*	V	Normal operation assurance range*				
	VCC	1.5	6.0	V	Retains the RAM state in stop mode				
LCD power supply voltage	V3	Vss	6.0	V	V3 pin LCD power supply range. The optimum value is dependent on the element in use.				
Operating temperature	TA	-40	+85	°C					

*: The minimum operating power supply voltage varies with the operating frequency.




Figure 1 Operating Voltage vs. Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

$(V_{cc} = V_3 = +5.0 V, V_{ss} = 0.0)$							0.0 V,	$0 \text{ V, } \text{T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	
Parameter	Sym-	Pin	Condition		Value		Unit	Remarks	
	bol			Min	Тур	Мах			
"H" level input	Vін	P00 to P07, P10 to P17, P20 to P25, P30 to P33, P40 to P45	_	0.7 Vcc*1		Vcc + 0.3*1	V		
voltage	Vihs	RST, MOD0, MOD1, INT0, SCK, SI, PWC/INT1	_	0.8 Vcc	_	Vcc + 0.3	V		
"L" level input voltage	VIL	P00 to P07, P10 to P17, P22 to P25, P30 to P33, P40 to P45	_	Vcc - 0.3	_	0.3 Vcc*1	V		
voltage	Vils	RST, MOD0, MOD1, INT0, SCK, SI, PWC/INT1	_	Vss-0.3	_	0.2 Vcc	V		
Open-drain output pin application voltage	VD	P20 to P25, P00 to P07, P10 to P17		Vss-0.3		Vcc + 6.0	V	P00 to P07 and P10 to P17 (when selected as ports) for the MB89821/ 823R/825, and P20 to P25 without pull- up resistor	
"H" level output voltage	Vон	P40 to P45	Іон = -2 mA	2.4	—	_	V		
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P25, P40 to P45	IoL = 1.8 mA	_	_	0.4	V		
	Vol2	RST	lo∟ = 4 mA	_		0.4	V		
		MOD0, MOD1, P30 to P33, P40 to P45		_	_	±5	μA	Without pull-up resistor for the MB89821/823R/825	
Input leakage current (Hi-z output leakage current)	Ilii	MOD0, MOD1, P00 to P07, P10 to P17, P30 to P33, P40 to P45	0.0 V < Vı < Vcc	_	_	±5	μA	Without pull-up resistor for the MB89P825/PV820	
	h	P00 to P07, P10 to P17, P20 to P25	0.0 V < V ₁ <	_		±1	μA	Without pull-up resistor for the MB89821/823R/825	
	L12	P20 to P25	6.0 V	_		±1	μA	Without pull-up resistor for the MB89P825/PV820	

 ΛI_{c} QE°C) 1/2 100C +

(Continued)

(Continued)

				(000 - 00		v, v 33 – 0	.0 v, 1/	$x = -40^{\circ}$ C to $+85^{\circ}$ C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
• • • • • • • • • • • • • • • • • • • •	Cymbol	• •••	Condition	Min	Тур	Max		Remarks
Pull-up resistance	Rpull	P20 to P25, P30 to P33, P40 to P45, RST	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor
Common output impedance	Rvсом	COM0 to COM3	V1 to V3 = +5.0 V		_	2.5	kΩ	
Segment output impedance	Rvseg	SEG0 to SEG49	V1 to V3 = +5.0 V	_	_	15	kΩ	
LCD divided resistance	RLCD		Between V3 and Vss	30	60	120	kΩ	
LCD leakage current	Ilcdl	V1 to V3, COM0 to COM3, SEG0 to SEG49	_	_	_	±1	μA	
	lcc		Fc = 5 MHz t _{inst} *3 = 0.8 μs	_	3.5	5.0	mA	MB89821, MB89823R, MB89825, MB89PV820
				—	4.0	6.5	mA	MB89P825
Power supply current 2	Iccs	Vcc	$\begin{array}{l} F_c = 5 \mbox{ MHz} \\ t_{inst}{}^{*3} = 0.8 \mu s \\ Sleep \mbox{ mode} \end{array}$	_	1.1	1.7	mA	MB89821, MB89823R, MB89825, MB89PV820, MB89P825
	Іссн	Іссн	T _A = +25°C Stop mode	_	0.1	1	μA	MB89821, MB89823R, MB89825
					0.1	10	μΑ	MB89PV820, MB89P825
Input capacitance	CIN	Other than Vcc and Vss	f = 1 MHz	—	5	15	pF	

 $(V_{CC} = V3 = +5.0 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

*1: The input voltage to P00 to P07 and P10 to P17 for the MB89P825/PV820 must not exceed the LCD power supply voltage (V3 pin voltage).

*2: The measurement condition of power supply current is as follows: the external clock, open output pins and the external LCD dividing resistor.

In the case of the MB89PV820, the current consumed by the connected EPROM and ICE is not included.

*3: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

4. AC Characteristics


(1) Reset Timing

(Vcc = +5.0 V±10%, Vss = 0.0 V, T _A = −40°C to +85	o°C)
---	------

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Farameter	Symbol Condition		Min	Мах	Unit	Remarks
RST "L" pulse width	t zlzh	—	48 t xcyl	_	ns	

Notes : • txcyL is the main clock oscillator period.

• If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).




(2) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Condition			Value		Remarks
Faianetei	Symbol	Condition	Min	Max	Unit	Remains		
Power supply rising time	tR			50	ms	Power-on reset function only		
Power supply cut-off time	toff		1		ms	Due to repeated operations		


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

						(Vss	= 0.0 V,	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$	
Parameter	rameter Sym- bol Pin Condition <u>Min</u> Typ		Value		Unit	Remarks			
Falameter	bol	ГШ	Condition	Min	Тур	Max	Unit	Remarks	
Clock frequency	Fc			1	_	5	MHz		
Clock cycle time	t xcyL	X0, X1	X0, X1		200	_	1000	ns	Crystal or ceramic resonator
Input clock duty ratio*	duty				30	_	70	%	External clock
Input clock rising/ falling time	tcr tcf	X0		_		10	ns	External clock	

*: duty = PwH/tHCYL, PwL/tHCYL



(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/F c	μs	t_{inst} = 0.8 μs when operating at F_{C} = 5 MHz

(5) Serial I/O Timing

			(Vcc = +5.0	V±10%, Vs	ss = 0.0 V, [·]	Ta = -40)°C to +85°C)
Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Faranieter	Symbol	ГШ	Condition	Min	Max	Unit	Rellia K5
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	t slov	SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK		0.5 tinst*	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK, SI		0.5 tinst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK		1 tinst*	_	μs	
Serial clock "L" pulse width	t slsh	SCK	External	1 tinst*	_	μs	
SCK $\downarrow \rightarrow$ SO time	tslov	SCK, SO shift clock SI, SCK mode	shift clock	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн		0.5 tinst*		μs		
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK, SI	1	0.5 t inst*		μs	


*: For information on t_{inst}, see "(4) Instruction Cycle."

(6) UART Timing

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks	
Farameter Symbol Fin	FIII	Condition	Min	Max				
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs		
$SCK \downarrow \to SO \text{ time}$	tslov	SCK, SO	Internal shift clock mode	-200	200	ns		
Valid SI \rightarrow SCK \uparrow	tıvsн			0.5 tinst*	_	μs		
$SCK \uparrow \to valid \ SI \ hold \ time$	tsнix	SCK, SI		0.5 tinst*	_	μs		
Serial clock "H" pulse width	t shsl	SCK		1 tinst*	_	μs		
Serial clock "L" pulse width	t slsh	SCK, SO		External	1 tinst*	_	μs	
$SCK \downarrow \to SO \text{ time}$	tslov		shift clock	0	200	ns		
Valid SI $ ightarrow$ SCK \uparrow	tıvsн	SI, SCK	mode	0.5 tinst*	_	μs		
$SCK \uparrow \rightarrow valid SI hold time$	tsнıx	SCK, SI		0.5 t inst*		μs		

*: For information on t_{inst}, see "(4) Instruction Cycle."


 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$



(7) Peripheral Input Timing


			(Vcc = +5.0	V±10%, V	ss = 0.0 V	′, Ta = →	40°C to +85°C
Parameter	Deremeter Symbol Din Condition		Value		Unit	Remarks	
Farameter	Symbol	Pin	Condition	Min	Max	Unit	Relliarks
Peripheral input "H" pulse width	tiliн	PWC/INT1		2 tinst*	_	μs	
Peripheral input "L" pulse width	tını∟	ΙΝΤΟ		2 tinst*		μs	

*: For information on tinst, see "(4) Instruction Cycle."




■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage





(2) "H" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)










(5) Power Supply Current (External Clock)

(6) Pull-up Resistance



■ MASK OPTIONS

	Part number	MB89821/823R/825	MB89P825	MB89PV820	
No.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible (Fixed)	
1	Pull-up resistors P20 to P25, P30 to P33, P40 to P45	Selectable by pin	Can be set per pin	Without pull-up resistor	
2	Power-on reset With power-on reset Without power-on reset	Selectable	Can be set	With power-on reset	
3	Oscillation stabilization time selection (Fc = 5 MHz) ^{*1} Approx. $2^{17}/F_c$ (Approx. 26.2 ms) Approx. $2^{13}/F_c$ (Approx. 1.64 ms)	Selectable	Can be set	Oscillation stabilization time Approx. 2 ¹⁷ /Fc (Approx. 26.2 ms)	
4	Reset pin output With reset output Without reset output	Selectable	Can be set	With reset output	
5	Segment output switching 50 segments: No port selection 49 segments: Selection of P17 48 segments: Selection of P17 to P16 46 segments: Selection of P17 to P14 42 segments: Selection of P17 to P10 34 segments: Selection of P17 to P10 and P07 to P00	Selectable ^{*2}	Can be set*3	Can be set ^{∗3}	

*1: The oscillation settling time is generated by dividing the oscillation clock frequency. Since the oscillation period is not stable immediately after oscillation has been started, therefore, the oscillation settling time in the above list should be regarded as a reference.

*2: Port selection must be same setting of the segment output selection register of LCD controller.


*3: Note that, when ports are set, the input voltage value for the port pins are different from those for mask ROM products.


Ports are set by the register setting of the segment output selection register of LCD controller.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89821PFM MB89823RPFM MB89825PFM MB89P825PFM	80-pin Plastic QFP (FPT-80P-M11)	
MB89PV820CF	80-pin Ceramic MQFP (MQP-80C-P01)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan