8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89680 Series


MB89689/P689/W689/PV680

The MB89680 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, four operating speed control stages, timers, PWM timer, a serial interface, a UART, an A/D converter, and an external interrupt.

■ FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory space: 64 Kbytes
- Minimum execution time: 0.5 µs/8 MHz
- Interrupt processing time: 4.5 μs/8 MHz
- I/O ports: max. 85 channels
- 21-bit timebase counter
- 8-bit PWM timer
- 8/16-bit timer
- UART
- Serial I/O with 1-byte buffer
- 8-bit A/D converter
- Pulse width counter
- Modem signal output
- External interrupts: 16 channels
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, and stop mode)
- CMOS technology

PACKAGE



■ PRODUCT LINEUP

Part number	MB89689	MB89P689	MB89W689	MB89PV680		
ltem	WD05005	WID03F 003	WD0944009			
Classification	Mass-produced product (mask ROM product)	One-time PROM product	EPROM product	Piggyback/ evaluation product (for development)		
ROM size	60 K × 8 bits (internal mask ROM)			$60 \text{ K} \times 8 \text{ bits}$ (external ROM)		
RAM size		2.0 K × 8 bits				
Instruction bit length		8 k	pits			
Instruction length		1 byte to	o 3 bytes			
Data bit length		1, 8, 1	16 bits			
Number of instructions		1:	36			
Clock generator		Bui	lt-in			
Minimum execution time	0.5	5 μs/8 MHz to 8 μs/8	MHz, 61 μs/32.768 kl	Hz		
Interrupt processing time	4.5 μ	us/8 MHz to 72 μs/8 M	/Hz, 562.5 μs/32.768	kHz		
Ports () indicate dual function ports	Output ports (N-ch open-drain): 21 (8) Output ports (CMOS): 8 (0) I/O ports (N-ch open-drain): 8 (6) I/O ports (CMOS): 48 (29) Total: 85 (43)					
8-bit PWM timer		8 bits × 1 channel				
8/16-bit timer/counter		8 bits $ imes$ 2 channels, o	or 16 bits $ imes$ 1 channel			
8-bit serial I/O		With 1-byte but	ffer \times 1 channel			
8-bit A/D converter		8 bits × 8	channels			
UART	8 ba	Transfer data leng	double buffer gth: 6 bits to 8 bits /, external clock availa	able		
Pulse width counter	Pulse edge de		duction circuit ble (rising, falling, and	d both edges)		
Software modem transmission circuit		1200-bps/2400-b	ops modem output			
External interrupt		16 channels				
Timebase timer	21 bits					
Watch prescaler	15 bits					
Standby mode	Watch mode, subclock mode, sleep mode, and stop mode					
Process	CMOS					
Power supply voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V					
EPROM for use	MBM27C512-20TV					

* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89689 MB89P689	MB89W689	MB89PV680
FPT-100P-M06	0	×	×
FPT-100C-A02	×	0	×
MQP-100C-P01	×	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section " Package Dimensions."

DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

2. Current Consumption

In the case of the MB89PV680, add the current consumed by the EPROM which is connected to the top socket.

When operated at low speed, the product with an OTPROM or an EPROM will consume more current than the product with a mask ROM.


However, the current consumption in sleep/stop modes is the same.


3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "
Mask Options." Take particular care on the following points:

• Options are fixed on the MB89PV680.

■ PIN ASSIGNMENT





N.C.: Internally connected. Do not use.

A6

A5

A4

A3

113

114

115

116

01

02

O3

Vss

121

122

123

124

07

08

CE

A10

129

130

131

132

A8

A13

A14

Vcc

105

106

107

108

■ PIN DESCRIPTION

Pin no. QFP ^{*1} , MQFP ^{*2}	Pin name	Circuit type	Function
1	Vcc		Power supply pin
2	X1A	Α	Subclock crystal oscillator pins (32.768 kHz)
3	X0A	_	
4	MOD0	В	Operating mode selection pins
5	MOD1	_	Connect to Vss (GND) when using.
6	X0	A	Main clock crystal oscillator pins (8 MHz)
7	X1	_	
8	Vss	_	Power supply (GND) pin
9	RST	С	Reset input pin
10 to 17	P00 to P07	D	General-purpose I/O ports
18 to 25	P10 to P17	D	General-purpose I/O ports
26 to 33	P20 to P27	F	General-purpose output ports
34 to 38	P40 to P44	I	General-purpose output ports
39	P30/PWM	E	General-purpose I/O port Also serve as an 8-bit PWM.
40	P31/BUZR	E	General-purpose I/O port Also serve as a buzzer output.
41	P32/MSKI	E	General-purpose I/O port Also serve as a pulse width counter.
42, 43	P33, P34	E	General-purpose I/O ports
44, 45, 46	P35/UCK1, P36/UI1, P37/UO1	E	General-purpose I/O ports Also serve as a UART I/O 1.
47, 48, 49	P60/TMO1, P61/TMO2, P62/TCLK	E	General-purpose I/O ports Also serve as an 8/16-bit timer.
50	Vcc	_	Power supply pin
51	P63/MSKO	E	General-purpose I/O port Also serve as a modem output.
52	P64	E	General-purpose I/O port
53, 54, 55	P65/BSK1, P66/BSI1, P67/BSO1	E	General-purpose I/O ports Also serve as a serial I/O 1 with 1-byte buffer.

*1: FPT-100P-M06, FPT-100C-A02

*2: MQP-100C-P01


(Continued)

(Continued)

Pin no.			– ,.	
QFP ^{*1} , MQFP ^{*2}	Pin name	Circuit type	Function	
56, 57, 58	P70/UCK2, P71/UI2, P72/UO2	н	General-purpose I/O ports Also serve as a UART I/O 2.	
59	Vss	—	Power supply (GND) pin	
60, 61, 62	P73/BSK2, P74/BSI2, P75/BSO2	Н	General-purpose I/O ports Also serve as a serial I/O 2 with 1-byte buffer.	
63, 64	P76, P77	Н	General-purpose I/O ports	
65 to 72	P80 to P87	I	General-purpose output ports	
73 to 80	P90/ <u>INL0</u> to P97/INL7	E	General-purpose I/O ports External interrupt input is hysteresis input.	
81 to 83	PA0/ <u>INL8</u> to PA2/INLA	E	General-purpose I/O ports External interrupt input is hysteresis input.	
84	Vss (AVss)		(A/D converter) power supply (GND) pin	
85 to 92	P50/AN00 to P57/AN07	G	General-purpose I/O ports Also serve as an analog input.	
93	Vcc (AVcc)		(A/D converter) power supply pin	
94	AVR	—	A/D converter reference voltage input pin	
95	N.C.	_	Internally connected pins Be sure to leave them open.	
96 to 100	PA3/INLB, PA4/INT0 to PA7/INT3	E	General-purpose I/O ports External interrupt input is hysteresis input.	


*1: FPT-100P-M06, FPT-100C-A02 *2: MQP-100C-P01

■ I/O CIRCUIT TYPE



(Continued)





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P689/W689


The MB89P689/W689 is an OTPROM version of the MP89680 series.

1. Features

- 60-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalent to the MBM27C1001 in EPROM mode (when programmed with the EPROM programmer) and supporting the 4-byte programming mode

2. Memory Space

Memory space in each mode such as 60-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P689 functions equivalent to the MBM27C1001. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


When the operating ROM area for a single chip is 60 Kbytes (1000_H to FFFF_H) the PROM can be programmed as follows:

• Programming procedure

- (1) Set the EPROM programmer to MBM27C1001.
- (2) Load program data into the EPROM programmer at 1000_H to FFFF_H.
 Load option data into addresses 0FE4_H to 0FFC_H of the EPROM programmer. (For information about each corresponding option, see "8. Setting PROM Options.")
- (3) Program to 0FE4_H to 0FFC_H and 1000_H to FFFF_H with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. MB89W689 Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm² is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolent lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000 μ W/cm² for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

7. EPROM Programmer Socket Adapter

Part no.	MB89P689PF
Package	QFP-100
Compatible socket adapter Sun Hayato Co., Ltd.	ROM-100QF-32DP-8LA

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403 FAX: (81)-3-5396-9106

8. Setting PROM Options

The programming procedure is the same as that for the program data. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• PROM option bit map

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00FE4H	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 2: Single clock	Reset output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Oscillation sta 11 2 ¹⁸ /Fсн 01 2 ¹² /Fсн	abilization time 10 2 ¹⁶ /Fсн 00 2 ³ /Fсн
00FE8H	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FECH	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FF0⊦	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FF4н	P67	P66	P65	P64	P63	P62	P61	P60
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	Readable	Readable	Readable	1: No	1: No	1: No	1: No	1: No
	and writable	and writable	and writable	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FF8⊦	P97	P96	P95	P94	P93	P92	P91	P90
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FFC⊦	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes

Notes: • Note that the option setting area addresses are at intervals of four addresses to support the 4-byte programming mode.

• In three bytes between adjacent setup addresses, the value written to the preceding setup address is mirrored. Be sure to set the same data in the programmer.

• Each bit is set to '1' as the initialized value.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use


MBM27C512-20TV

2. Programming Socket Adapter

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403 FAX: (81)-3-5396-9106


3. Memory Space



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C512.
- (2) Load program data into the EPROM programmer at 1000^H to FFFF.
- (3) Program to 1000H to FFFFH with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory Space

The microcontrollers of the MB89680 series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89680 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating the instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

◄ 16 bits →		Initial value
PC	: Program counter	FFFDH
А	: Accumulator	Indeterminate
Т	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP	: Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
PS		g = 0, IL1, 0 = 11 other bit values are indeterminate.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.


IL1	IL0	Interrupt level	High-low
0	0	0	High
0	1	1	t i i i i i i i i i i i i i i i i i i i
1	0	2	
1	1	3	Low

- N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.
- Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Read/write	Register name	Register description	
00н	(R/W)	PDR0	Port 0 data register	
01н	(VV)	DDR0	Port 0 data direction register	
02н	(R/W)	PDR1	Port 1 data register	
03н	(VV)	DDR1	Port 1 data direction register	
04н	(R/W)	PDR2	Port 2 data register	
05н			()/222723/)	
06н	_		(Vacancy)	
07н	(R/W)	SYCC	System clock control register	
08н	(R/W)	SMC	Standby control register	
09н	(R/W)	WDTC	Watchdog timer control register	
0Ан	(R/W)	TBTC	Timebase timer control register	
0Вн	(R/W)	WPCR	Watch prescaler control register	
0Сн	(R/W)	PDR3	Port 3 data register	
0Dн	(R/W)	DDR3	Port 3 data direction register	
0Ен	(R/W)	PDR4	Port 4 data register	
0FH	(R/W)	BZCR	Buzzer register	
10н	(R/W)	PDR5	Port 5 data register	
11н		1	(Vacancy)	
12н	(R/W)	PDR6	Port 6 data register	
13н	(R/W)	DDR6	Port 6 data direction register	
14н	(R/W)	PDR7	Port 7 data register	
15 ^H			(Vacancy)	
16н	(R/W)	PDR8	Port 8 data register	
17н			(Vacancy)	
1 8н	(R/W)	PDR9	Port 9 data register	
19н	(R/W)	DDR9	Port 9 data direction register	
1Ан	(R/W)	PDRA	Port A data register	
1Bн	(R/W)	DDRA	Port A data direction register	
1Сн				
1Dн	-		(Vacancy)	
1Eн	(R/W)	CNTR	PWM control register	
1Fн	(VV)	COMR	PWM compare register	
20н			(V/acanov)	
21н			(Vacancy)	
22н	(R/W)	SBMR	Serial mode register with 1 byte buffer	

(Continued)

(Continued)

Address	Read/write	Register name	Register description
23н	(R/W)	SBFR	Serial flag register with 1 byte buffer
24н	(W)	SBUFW	Serial buffer write register
24 H	(R)	SBUFR	Serial buffer read register
25н	(R)	SBDR	Serial data register with 1 byte buffer
26н	(R/W)	T2CR	Timer 2 control register
27н	(R/W)	T1CR	Timer 1 control register
28н	(R/W)	T2DR	Timer 2 data register
29н	(R/W)	T1DR	Timer 1 data register
2Ан	(R/W)	MODC	Modem output control register
2Вн	(R/W)	MODA	Modem output data register
2Сн			(Vacancy)
2Dн	(R/W)	ADC1	A/D converter control 1 register
2Ен	(R/W)	ADC2	A/D converter control 2 register
2Fн	(R/W)	ADCD	A/D converter data register
30н	(R/W)	EIE1	External interrupt 1 enable register
31н	(R/W)	EIF1	External interrupt 1 flag register
32н	(R/W)	EIE2	External interrupt 2 enable register
33н	(R/W)	EIF2	External interrupt 2 flag register
34н	(R/W)	MDC1	Modem timer control 1 register
35н	(R/W)	MDC2	Modem timer control 2 register
36н	(R)	MLDH	Modem timer "H" level data register
37н	(R)	MLDL	Modem timer "L" level data register
38н	(R/W)	SMC	UART serial mode control register
39н	(R/W)	SRC	UART serial rate control register
ЗАн	(R/W)	SSD	UART serial status and data register
3Вн	(R)	SIDR	UART serial input data register
3Сн	(W)	SODR	UART serial output data register
3Dн	(R/W)	SSEL	Serial I/O port switching register
3Eн to 7Bн			(Vacancy)
7Сн	(W)	ILR1	Interrupt level 1 setting register
7Dн	(W)	ILR2	Interrupt level 2 setting register
7Ен	(W)	ILR3	Interrupt level 3 setting register
7 F н			(Vacancy)

Note: Do not use (vacancies).

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Deremeter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss-0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss-0.3	Vss + 7.0	V	Set Vcc = AVcc*
	AVR	Vss-0.3	Vss + 7.0	V	AVR must not exceed "AVcc + 0.3 V".
	Vı	Vss-0.3	Vcc + 0.3	V	Except P4, P7, P8
Input voltage	Vı	Vss-0.3	Vss + 7.0	V	P4, P7, P8
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output current	lo∟		20	mA	Peak value
"L" level average output current	Iolav		10	mA	Average value (operating current \times operating rate)
"L" level total maximum output current	ΣΙοι		120	mA	Peak value
"L" level total average output current	∑Iolav		40	mA	Average value (operating current \times operating rate)
"H" level maximum output current	Іон		-20	mA	Peak value
"H" level average output current	Іонач		-10	mA	Average value (operating current \times operating rate)
"H" level total maximum output current	∑Іон		-60	mA	Peak value
"H" level total average output current	∑Іона∨	_	-20	mA	Average value (operating current \times operating rate)
Power consumption	PD	—	200	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

 * : Use AVcc and Vcc set to the same voltage.

Take care so that AV $_{CC}$ does not exceed V $_{CC}$, such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks		
Falameter	Symbol	Min.	Max.	Omt	Kenarks		
	Vcc, AVcc	2.2*	6.0*	V	Normal operation assurance range* (MB89689)		
Power supply voltage	Vcc, AVcc	2.7*	6.0*	V	Normal operation assurance range* (MB89P689/W689/PV680)		
	Vcc, AVcc	1.5	6.0	V	Retains the RAM state in stop mode		
A/D converter reference input voltage	AVR	0.0	AVcc	V			
Operating temperature	TA	-40	+85	°C			

* : This values vary with the operating frequency. See Figure 1.




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/FcH.

Since the operating voltage range is dependent of the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

Devementer	Quarter et		cc = Vcc = 5.0 V	10 %, AV	Value	= 0.0 v, 1/		
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vін	P0, P1		0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	<u>P3, </u> P6, P9, PA, RST, MOD0, MOD1, X0, X0A	-	0.8 Vcc	_	Vcc + 0.3	V	
	VIHS2	P7	-	0.8 Vcc		Vss+7.0	V	
	VIL	P0, P1		Vss-0.3	—	0.3 Vcc	V	
"L" level input voltage	Vils	P <u>3,</u> P6, P7, P9, PA, RST, MOD0, MOD1, X0, X0A		Vss-0.3	_	0.2 Vcc	V	
Open-drain		P4, P7, P8	-	Vss-0.3	_	Vss + 7.0	V	
output pin applied voltage	VD	P5	-	Vss-0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	P0 to P3, P6, P9, PA	Iон = -2.0 mA	2.4		_	V	
"L" level output	Vol1	P0 to P4, P6 to P9, PA	IoL = 4.0 mA	_	_	0.4	V	
voltage	Vol2	RST	IoL = 4.0 mA		_	0.4	V	
Input leakage current (Hi-z output leakage current)	lu	P0 to P9, PA, MOD0, MOD1	0.45 V < VI < Vcc	_		±5	μΑ	
	lcc	Vcc	$F_{CH} = 8 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ Main clock opration Highest gear speed	_	13	26	mA	
current	Iccs1	Vcc	$F_{CH} = 8 MHz$ $V_{CC} = 5.0 V$ Main sleep mode Highest gear speed	_	4	8	mA	
	Iccs2	Vcc	F _{CH} = 32.768 kHz Vcc = 3.0 V Subclock sleep mode	_	25	50	μΑ	
	Іссн1	Vcc	T _A = +25°C Subclock stop mode	_		1	μΑ	

(AVcc = Vcc = 5.0 V ±10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

(Continued)

(Continued)

$(AVCC = VCC = 5.0 V \pm 10\%, AVSS = VSS = 0.0 V, IA = -40^{\circ}C IO + 6$								0 10 +03 0
Baramatar	Symbol	Din nomo	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Іссн2	Vcc	T _A = +85°C Subclock stop mode	_	1	10	μA	
	Ісѕв	Vcc	F_{CL} = 32.768 kHz Vcc = 3.0 V Subclock operation	_	50	100	μΑ	
Power supply current	Ісст	Vcc	Vcc = 3.0 V Watch mode	_	_	15	μA	
	IA	AVcc	- Fсн = 8 MHz	_	1.5	3.5	mA	When A/D conversion is activated
_	Іан	AVcc		_	1	5	μA	When A/D conversion is stopped
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		10	_	pF	


 $(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

4. AC Characteristics

(1) Reset Timing

		(Vcc = 5.0 V	/ ±10%, AVss	= Vss = 0.0	V, TA =	–40°C to +85°C)
Parameter	Symbol	Condition	Valu	Je	Unit	Remarks
Parameter	Symbol	Condition	Min.	Max.	Unit	
RST "L" pulse width	t zlzh		48 txcyL*	—	ns	
RST "H" pulse width	t zhzl		24 t xcyL*	_	ns	

* : txcyL is the oscillation cycle input to the X0.



(2) Specifications for Power-on Reset


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Va	ue	Unit	Remarks
Falametei	Symbol	Min. Max.		Unit	itemarks	
Power supply rising time	t R		—	50	ms	Power-on reset function only
Power supply cut-off time	t OFF		1		ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time selected.

For example, when the main clock is operating at $F_{CH} = 8$ MHz and the oscillation stabilization time is $2^{12}/F_{CH}$, the oscillation stabilization time is 0.5 ms. Therefore, the maximum value of power supply rising time is about 0.5 ms.

When increasing the supply voltage during operation, voltage variation should be within twice the intended increment so that the voltage rises as smoothly as possible.





(3) Clock Timing

					(AVss =	Vss = 0.0) V, Ta =	= –40°C to +85°C	
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks	
Parameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remarks	
	Fсн	X0, X1		1	—	8	MHz	Main clock	
Input clock frequency	Fc∟	X0A, X1A		_	32.768	_	kHz	Subclock	
Clock cycle time	t HCYL	X0, X1		125	—	1000	ns	Main clock	
	t LCYL	X0A, X1A		_	30.5	_	μs	Subclock	
	duty*1	X0	—	30	—	70	%		
Input clock duty rate	duty1*2	X1		30	—	70	%	- External clock	
	tcr1	X0			—	24	ns		
Input clock rising/falling time	tCF1	X0			—	24	ns		
	tCR2	X0A			—	200	ns		
	tCF2	X0A			_	200	ns		

*1: duty = PwH/tHCYL

*2: duty1= PWHL/tHCYL





(4) Instruction Cycle

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Value (typical)	Unit	Remarks
Minimum execution time	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F_CH) tinst = 0.5 μs when operating at F_CH = 8 MHz
(instruction cycle)	tinst	2/FcL	μs	t_{inst} = 61.036 μs when operating at F_{CL} = 32.768 kHz

(5) Serial I/O Timing

Baramatar	Symbol	Pin name	Condition	Valu	le	Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min.	Max.	Unit	Remarks
Serial clock cycle time	tscyc	BSK/UCK		2 tinst*	—	μs	
$\begin{array}{l} BSK/UCK \downarrow \rightarrow BSO/UO \\ time \end{array}$	tslov	BSK/UCK, BSO/UO	Internal shift clock mode	-200	200	ns	
Valid BSI/UI \rightarrow BSK/UCK \uparrow	tıvsн	BSI/UI, BSK/UCK		1/2 tinst*	_	μs	
$\begin{array}{l} BSK/UCK \uparrow \rightarrow valid \; BSI/UI \\ hold \; time \end{array}$	tsніх	BSK/UCK, BSI/UI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	t shsl	BSK/UCK		1 tinst*	—	μs	
Serial clock "L" pulse width	t slsh	BSK/UCK		1 tinst*	—	μs	
$\begin{array}{l} BSK/UCK \downarrow \rightarrow BSO/UO \\ time \end{array}$	tslov	BSK/UCK, BSO/UO	External shift	0	200	ns	
Valid BSI/UI \rightarrow BSK/UCK \uparrow	tıvsн	BSI/UI, BSK/UCK	clock mode	1/2 tinst*	_	μs	
$\begin{array}{l} BSK/UCK \uparrow \rightarrow valid \; BSI/UI \\ hold \; time \end{array}$	tsніх	BSK/UCK, BSI/UI		1/2 tinst*		μs	

(AVcc = Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = -40°C to +85°C)

* : For information on tinst, see "(4) Instruction Cycle."




(6) Peripheral Input Timing

		(AVCC = VCC = 5.0)	0 V ±10%, V	ss = 0.0 V,	1A = -40	°C to +85°C)
Parameter	Symbol	Pin	Val	ue	Unit	Remarks
Falameter	Symbol	F III	Min.	Max.	Unit	
Peripheral input "H" level pulse width	tılıн	INL0 to INLB, INT0 to INT3	2 tinst*	_	μs	
Peripheral input "L" level pulse width	tıнı∟	INL20 to INLB, INT0 to INT3	2 tinst*	_	μs	

 $(AVcc = Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

* : For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

			(AVCC = V	$cc = 3.5 \times 10.0$.0 V, AVss = Vs	s = 0.0 v, TA =	-40 0	10 +05 C
Parameter	Symbol	Pin	Condition		Value	Γ	Unit	Remarks
	- ,	name		Min.	Тур.	Max.		
Resolution	_	_	AVR = AVcc = 5.0 V	_	_	8	bit	
Total error				_		±1.5	LSB	
Linearity error	_			_		±1.0	LSB	
Differential linearity error	_	_	AVR = AVcc	_		±0.9	LSB	
Zero transition voltage	Vот			AVss –1.0 LSB	AVss +0.5 LSB	AVss +2.0 LSB	mV	1 LSB =
Full-scale transition voltage	Vfst	_		AVR –3.0 LSB	AVR –1.5 LSB	AVR	mV	AVR/256
Interchannel disparity	_	_		_		0.5	LSB	
A/D mode conversion time	_	_		_	44		tinst*	
Sense mode conversion time	_	_	-	_	12		tinst*	
Analog port input current	Iain	AN00 to AN07		_	_	10	μA	
Analog input voltage	_	AN00 to AN07		0.0	_	AVR	V	
Reference voltage	—	AVR		0.0		AVcc	V	
Reference voltage	IR	AVR	AVR = AVcc	_	100	300	μΑ	
supply current	Irh	AVR	= 5.0 V		_	1	μA	

 $(\Lambda)_{00} = 1_{00} = 3.5 \text{ V}$ to 6.0 V $(\Lambda)_{00} = 1_{00} = 0.0 \text{ V}$ T = -40°C to +85°C

* : For information on tinst, see "(4) Instruction Cycle."

6. A/D Converter Glossary


• Resolution

Analog changes that are identifiable by the A/D converter

When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

• Linearity error (unit: LSB) The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB) The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The A/D converter used for the MB89890 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1 μ F for the analog input pin.



• Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
ТН	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

Table 1 Instruction Symbols

(Continued)

(Continued,

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	The number of instructions
#:	The number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH prior to the instruction executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to 4F \leftarrow This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_	
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_	
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_	
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	_	_	
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	—	_	
MOV A,#d8	2	2	$(A) \leftarrow dB$	AL	_	_	++
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	—	_	++
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	—	—	++
MOV A,@A	3	1	$(A) \leftarrow (\ (A) \)$	AL	-	_	++
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	—	—	++
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	—	_	++
MOV dir,#d8	4	3	$(dir) \leftarrow d8$	_	—	_	
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_	
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_	
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_	
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_	
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_	
			$((IX) + off + 1) \leftarrow (AL)$				
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_	
MOVW @ÉP,A	4	1	((EP)) ← (ÁH),((EP) + 1) ← (AL)	_	_	_	
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_	
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++
	Ũ	-	$(AL) \leftarrow ((IX) + off + 1)$				
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_	_	dH	
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$	_	_	_	
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_	
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH	
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_	
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH	
MOV @A,T	3	1	$((A)) \rightarrow (T)$	_	_	_	
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_	
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_	
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH	
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	_	_	_	
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL	
SETB dir: b	4	2	(dir): b \leftarrow 1	_	_	_	
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_	
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_	
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH	
XCHW A,EP	3	1	$(A) \Leftrightarrow (P)$ $(A) \leftrightarrow (EP)$	_		dH	
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH	
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH	
MOVW A,PC	2	1	$(A) \leftrightarrow (SF)$ $(A) \leftarrow (PC)$	_	_	dH	
	2	I		_	_	un	

 Table 2
 Transfer Instructions (48 instructions)

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,Ri		1	$(A) \leftarrow (A) + (Ri) + C$	_	_	-	++++	28 to 2F
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,#d8		2	$(A) \leftarrow (A) + d8 + C$	_	_	-	++++	24
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	-	++++	25
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,@IX +off		2	$(A) \leftarrow (A) + ((IX) + off) + C$	—	—	-	++++	26
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,@EP		1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	-	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (A) + (T) + C$	—	—	dH	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$(AL) \leftarrow (AL) + (TL) + C$	_	_	-	+ + + +	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				$(A) \leftarrow (A) - (Ri) - C$	_	_	-	++++	38 to 3F
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				$(A) \leftarrow (A) - d8 - C$	_	_	-	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBC A,dir				_	-	-	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBC A,@IX +off		2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	-	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	_	-	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	dH	+ + + +	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			1		_	_	-	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	(Ri) ← (Ri) + 1	_	-	-	+ + + -	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1		_	—	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	_	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (A) + 1$	_	-	dH	+ +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	—	-	+ + + -	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	-	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	—			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_		1	$(A) \leftarrow (A) - 1$	_	—	dH	+ +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1			-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					—	—			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					—	—			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					—	—	dH	+ + R –	
RORC A21 $\bigcirc C \rightarrow A_{-}$ ++-+03ROLC A21 $\square C \leftarrow A \leftarrow$ ++++02CMP A,#d822(A) - d8++++14CMP A,@EP31(A) - ((EP))++++15CMP A,@LX +off42(A) - ((IX) +off)++++16CMP A,Ri31(A) - ((Ri)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction++R-52XOR A,#d822(A) \leftarrow (AL) \forall (TL)++R-54XOR A,dir32(A) \leftarrow (AL) \forall (dir)++R-55XOR A,@IX +off42(A) \leftarrow (AL) \forall (IX) +off)++R-56XOR A,@IX +off42(A) \leftarrow (AL) \forall (IX) +off)++R-58 to 5FXOR A,Ri31(A) \leftarrow (AL) \land (IL)++R-58 to 5FAND A,#d822(A) \leftarrow (AL) \land d8++R-64					_	-	-	++++	
ROLC A21 $C \leftarrow A \leftarrow$ ++++02CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((IX) + off)++++16CMP A,@IX + off42(A) - ((IX) + off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction++++94XOR A, #d822(A) \leftarrow (AL) \forall (TL)+++R54XOR A,dir32(A) \leftarrow (AL) \forall (dir)+++R55XOR A,@IX + off42(A) \leftarrow (AL) \forall (dir)+++R55XOR A,@IX + off42(A) \leftarrow (AL) \forall ((IX) + off)+++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)+++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)+++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)+++R64AND A,#d822(A) \leftarrow (AL) \land (Ra) <td></td> <td>3</td> <td></td> <td>(T) – (A)</td> <td>—</td> <td>—</td> <td>-</td> <td>++++</td> <td></td>		3		(T) – (A)	—	—	-	++++	
ROLC A21 $\Box \leftarrow C \leftarrow A \leftarrow$ ++-+02CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((EP))++++16CMP A,@IX +off42(A) - (IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++84DAS21Decimal adjust for subtraction++++94XOR A21(A) \leftarrow (AL) \forall (TL)+++R52XOR A,#d822(A) \leftarrow (AL) \forall (dir)+++R55XOR A,@EP31(A) \leftarrow (AL) \forall (dir)+++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)+++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)+++R56XOR A,Ri31(A) \leftarrow (AL) \land (TL)+++R64AND A,#d822(A) \leftarrow (AL) \land d8+++R64	RORC A	2	1	ightarrow C ightarrow A	-	-	-	+ + - +	03
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ROLC A	2	1		_	_	_	++-+	02
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMP A,#d8				_	_	-	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	—	-	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	—	-	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	-	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					—	—	-	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	_	-	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	_	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		2			—	—	-	+ + R –	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	-		
XOR A, @IX +off42(A) \leftarrow (AL) \forall ((IX) +off)++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)+++RiAND A21(A) \leftarrow (AL) \land (TL)++R-62AND A,#d822(A) \leftarrow (AL) \land d8++R-64					—	—	-		
XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ $ +$ $+$ $R 58 \text{ to } 5F$ AND A21 $(A) \leftarrow (AL) \land (TL)$ $ +$ $+$ $R 62$ AND A,#d822 $(A) \leftarrow (AL) \land d8$ $ +$ $+$ $R 64$					_	—	-		
AND A 2 1 $(A) \leftarrow (AL) \land (TL)$ - - - + + 62 AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ - - - + + R 64			2		_	—	-		
AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ $ +$ $+$ R $-$ 64			1		_	—	-		58 to 5F
					_	—	-		
AND A,dir 3 2 (A) \leftarrow (AL) \land (dir) - - - + + R - 65					—	—	-		
	AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	-	+ + R –	65

Table 3	Arithmetic Operation Instructions (62 instructions)

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	—	—		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	_	-		D1

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	-	_		FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	—		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	—		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	—	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	—		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	—	—		21
CALLV #vct	6	1	Vector call	_	_	—		E8 to EF
CALL ext	6	3	Subroutine call	_	_	—		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	—	dH		F4
RET	4	1	Return from subrountine	—	—	—		20
RETI	6	1	Return form interrupt	—	—	-	Restore	30

Table 5	Other	Instructions	(9	instructions)
---------	-------	--------------	----	--------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	—	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	-	-		80
SETI	1	1		-	-	—		90

■ INSTRUCTION MAP

т	0	1	2	3	4	5	9	7	8	6	A	в	ပ	D	ш	ш
0	NOP	SWAP	RET	RETI	Y MHSNJ	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECWA	JMP @A	MOVW A,PC
~	MULU A	DIVU A	JMP addr16	CALL addr16	NHSU4 NHSU4	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
7	ROLC A	CMP A	ADDC A	SUBC	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW	DECWIX	MOVW IX,A	MOVW A,IX
e	RORC A	CMPW A	ADDCW A	SUBCW XCHW A A, -	⊢	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
ъ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,dir	A,dir	A,dir	A,dir	dir,A	A,dir	A,dir	A,dir	dir,#d8	dir,#d8	dir: 5	dir: 5,rel	A,dir	dir,A	SP,#d16	A,SP
o	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@IX +d	A,@IX +d	A,@IX +d	A,@IX +d	@IX+d,A	A,@IX +d	A,@IX +d	A,@IX +d	@IX+d#d8	@IX+d,#d8	dir: 6	dir: 6,rel	A,@IX +d	@IX +d,A	IX,#d16	A,IX
~	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@EP	A,@EP	A,@EP	A,@EP	@EP,A	A,@EP	A,@EP	A,@EP	@EP;#d8	@EP;#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
œ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
	A,R0	A,R0	A,R0	A,R0	R0,A	A,R0	A,R0	A,R0	R0,#d8	R0,#d8	dir: 0	dir: 0,rel	R0	R0	#0	rel
6	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
	A,R1	A,R1	A,R1	A,R1	R1,A	A,R1	A,R1	A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
۲	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
	A,R2	A,R2	A,R2	A,R2	R2,A	A,R2	A,R2	A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
в	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
	A,R3	A,R3	A,R3	A,R3	R3,A	A,R3	A,R3	A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3,rel	R3	R3	#3	rel
ပ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
	A,R4	A,R4	A,R4	A,R4	R4,A	A,R4	A,R4	A,R4	R4,#d8	R4,#d8	dir: 4	dir: 4,rel	R4	R4	#4	rel
D	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
	A,R5	A,R5	A,R5	A,R5	R5,A	A,R5	A,R5	A,R5	R5,#d8	R5,#d8	dir: 5	dir: 5,rel	R5	R5	#5	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
	A,R6	A,R6	A,R6	A,R6	R6,A	A,R6	A,R6	A,R6	R6,#d8	R6,#d8	dir: 6	dir: 6,rel	R6	R6	#6	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
	A,R7	A,R7	A,R7	A,R7	R7,A	A,R7	A,R7	A,R7	R7,#d8	R7,#d8	dir: 7	dir: 7,rel	R7	R7	#7	rel
ĺ																


■ MASK OPTIONS


No.	Part number	MB89689	MB89P689 MB89W689	MB89PV680
	Specifying procedure	Spcify when ordering masking	Set with EPROM programmer	Setting not possible
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7	Selectable by pin	Selectable by pin	Fixed to without a pull-up resistor
2	Power-on reset (POR) With power-on reset Without power-on reset	Selectable	Selectable	Fixed to with power-on reset
3	Oscillation stabilization time selection (OSC) The initial value of the main clock oscillation stabilization time can be set with WTM1 and WTM0 bit.	Selectable WTM1 WTM0 0 0: 2³/Fcн 0 1: 2¹²/Fcн 1 0: 2¹6/Fcн 1 1: 2¹²/Fcн	Selectable WTM1 WTM0 0 0: 2 ³ /Fсн 0 1: 2 ¹² /Fсн 1 0: 2 ¹⁶ /Fсн 1 1: 2 ¹⁸ /Fсн	Fixed to oscillation stabilization time of 2 ¹⁸ /FcH
4	Reset pin output (RST) With reset output Without reset output	Selectable	Selectable	Fixed to with reset output
5	Clock mode selection (CLK) Dual-clock mode Single-clock mode	Selectable	Selectable	Fixed to dual clock

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89689PF MB89P689PF	100-pin Plastic QFP (FPT-100P-M06)	
MB89W689CF	100-pin Ceramic QFP (FPT-100C-A02)	
MB89PV680CF	100-pin Ceramic MQFP (MQP-100C-P01)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9802 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.