8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89150/150A Series

MB89151/151A/152/152A/153/153A/154/154A/155/155A MB89P155/PV150

DESCRIPTION

The MB89150/A series has been developed as general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the MB89150 series microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, a remote control transmission output, external interrupts, an LCD controller/driver, an LCD booster, and a watch prescaler.


*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

■ PACKAGE

- F²MC-8L family CPU core
- Dual-clock system
- · High-speed processing at low voltage
- Minimum execution time: 0.95 $\mu s/2.7$ V, 1.33 $\mu s/2.2$ V
- I/O ports: max. 43 channels
- 21-bit time-base timer
- 8/16-bit timer/counter: 1 channel (8 bits × 2 channels)
- 8-bit serial I/O: 1 channel
- LCD controller/driver: Max. 36 segments × 4 commons (built-in booster)
- Remote control transmission output

(Continued)



(Continued)

- Buzzer output
- Watch prescaler (15 bits)
- External interrupts (wake-up function) Four independent channels with edge detection function plus eight level-interrupt channels

■ PRODUCT LINEUP

| Part number Parameter | MB89151/A | MB89152/A | MB89153/A | MB89154/A | MB89155/A | MB89P155 | MB89PV150 |
|--|---|--|--|--|---|--|--|
| Classification | | | production pr sk ROM produ | | | One-time PROM product | Piggyback/ evaluation product (for evaluation and development) |
| ROM size | 4 K × 8 bits (internal mask ROM) | 6 K × 8 bits (internal mask ROM) | 8 K × 8 bits (internal mask ROM) | 12 K×8 bits (internal mask ROM) | 16 K×8 bits (internal mask ROM) | 16 K×8 bits (internal PROM, programming with general- purpose EPROM programmer) | 32 K × 8 bits (external ROM) |
| RAM size | 128×8 bits | | | 256×8 bits | | | 512×8 bits |
| CPU functions | Instruc Instruc Data b Minimu Interru | er of instructio ction bit length ction length: it length: um execution pt processing | : 8 1 time: 0 time: 8 | 36 bits to 3 bytes , 8, 16 bits 95 μs/4.2 MH 57 μs/4.2 MH | Z | | |
| Ports | Output I/O po | rt (N-ch open- t port (N-ch op rt (CMOS): t port (CMOS) | oen-drain): 11 10 : 1 | 8 (16 ports als | urrent drive ty so serve as se post capacitor so serve as ar | pe.) gment pins, 2 connection p external inte | ports ins.)*1 |
| Timer/counter | | 8-bit timer co | bunter $	imes$ 2 cha | innel or 16-bit | event counte | r × 1 channel | |
| 8-bit serial I/O | | | LSB first | 8 bits t/MSB first sel | ectability | | |
| LCD controller/ driver | LCD display Booster for | utput: supply pins: | 4 36 Bu | (max.)*1 × 4 bits ilt-in ^{*1} ilt-in (an exter | nal resistor se | electability) | No reference voltage generator and booster for LCD driving |
| External interrupts (wake-up function) | | | | edge selectabi evel interrupt c | | | 1 |
| Buzzer output | | 1 (7 | frequencies | are selectable | by the softwa | are.) | |

(Continued)

(Continued)

| Part number Parameter | MB89151/A | MB89152/A | MB89153/A | MB89154/A | MB89155/A | MB89P155 | MB89PV150 |
|------------------------------------|-----------|-----------------|----------------|----------------|----------------|----------|--------------------------------------|
| Remote control transmission output | | 1 (P | ulse width and | d cycle are so | ftware selecta | ble.) | |
| Standby modes | | | Sleep mode, s | stop mode, an | d watch mode | 9 | |
| Process | | | | CMOS | | | |
| Operating voltage*2 | 2.2 V t | o 6.0 V (single | e clock)/2.2 V | to 4.0 V (dual | clock) | 2.7 V t | o 6.0 V |
| EPROM for use | | | | | | | MBM27C256A -20TV (LCC package) |

*1: Selected by the mask option. See section "■ Mask Options."

*2: Varies with conditions such as the operating frequency and the connected ICE. (See section "■ Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89151/A MB89152/A MB89153/A MB89154/A MB89155/A | MB89P155 | MB89PV150 |
|-------------|---|----------|-----------|
| FPT-80P-M06 | 0 | 0 | × |
| FPT-80P-M11 | 0 | 0 | × |
| FPT-80P-M05 | 0 | 0 | × |
| MQP-80C-P01 | × | × | 0 |

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89151/A, addresses 0140_H and later of the register bank cannot be used. On the MB89152/A, 153/A, 154/A, 155/A, and MB89P155, addresses 0180_H and later of each register bank cannot be used.
- On the MB89P155, addresses BFF0_H to BFF6_H comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV150, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check section "
Mask Options."


Take particular care on the following point:


• On the MB89PV150, options are fixed, except for the segment output selection.

PIN ASSIGNMENT









N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

| Pin | no. | | | |
|----------|---|---------------------------|-----------------|--|
| LQFP*1*3 | MQFP ^{*4} QFP ^{*2} | Pin name | Circuit type | Function |
| 16 | 18 | X0 | А | Main clock oscillator pins |
| 15 | 17 | X1 | | |
| 18 | 20 | MOD0 | С | Operating mode selection pins |
| 17 | 19 | MOD1 | | Connect directly to Vss. |
| 19 | 21 | RST | D | Reset I/O pin This pin is an N-ch open-drain output type with a pull- up resistor and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". |
| 20 to 27 | 22 to 29 | P00/INT20 to P07/INT27 | E | General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input. |
| 28 to 31 | 30 to 33 | P10/INT10 to P13/INT13 | E | General-purpose I/O ports Also serve as external interrupt 1 input. External interrupt 1 input is hysteresis input. |
| 32 to 35 | 34 to 37 | P14 to P17 | F | General-purpose I/O ports |
| 36 | 38 | P20/EC | Н | N-ch open-drain general-purpose I/O port Also serves as the external clock input for the timer. The peripheral is a hysteresis input type. |
| 37 | 39 | P21 | I | N-ch open-drain general-purpose I/O port |
| 38 | 40 | P22/TO | I | N-ch open-drain general-purpose I/O port Also serves as a timer output. |
| 39 | 41 | P23/SI | Н | N-ch open-drain general-purpose I/O port Also serves as the data input for the 8-bit serial I/O. The peripheral is a hysteresis input type. |
| 40 | 42 | P24/SO | I | N-ch open-drain general-purpose I/O port Also serves as the data output for the 8-bit serial I/O. |
| 41 | 43 | P25/SCK | Н | N-ch open-drain general-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. The peripheral is a hysteresis input type. |
| 42 | 44 | P26 | I | N-ch open-drain general-purpose I/O port |
| 43 | 45 | P27/BUZ | I | N-ch open-drain general-purpose I/O port Also serves as a buzzer output. |

*1: FPT-80P-M11

*2: FPT-80P-M06

*3: FPT-80P-M05

*4: MQP-80C-P01

(Continued)

(Continued)

| Pin | no. | | 0::- | |
|----------------------|---|---------------------------------------|-----------------|--|
| LQFP ^{*1*3} | MQFP ^{*4} QFP ^{*2} | Pin name | Circuit type | Function |
| 48 | 50 | P32 | J | Functions as an N-ch open-drain general-purpose output port only in the products without a booster. |
| | | C0 | — | Functions as a capacitor connection pin in the products with a booster. |
| 47 | 49 | P31 | J | Functions as an N-ch open-drain general-purpose output port only in the products without a booster. |
| | | C1 | - | Functions as a capacitor connection pin in the products with a booster. |
| 46 | 48 | P30/RCO | G | General-purpose output-only port Also serves as a remote control transmission output. |
| 14 | 16 | P57/SEG35 | J/K | N-ch open-drain general-purpose output ports |
| 12 to 6 | 14 to 8 | P56/SEG34 to P50/SEG28 | - | Also serve as LCD controller/driver segment output. Switching between port and common output is done by the mask option. |
| 5 to 1 | 7 to 3 | P47/SEG27 to P43/SEG23 | J/K | |
| 80, 79, 78 | 2, 1, 80 | P42/SEG22, P41/SEG21, P40/SEG20 | - | |
| 77 to 58 | 79 to 60 | SEG19 to SEG0 | К | LCD controller/driver segment output-only pins |
| 57 to 54 | 59 to 56 | COM3 to COM0 | К | LCD controller/driver common output-only pins |
| 52 to 49 | 54 to 51 | V3 to V0 | — | LCD driving power supply pins |
| 44 | 46 | X0A | В | Subclock crystal oscillator pins (32.768 kHz) |
| 45 | 47 | X1A | | |
| 53 | 55 | Vcc | _ | Power supply pin |
| 13 | 15 | Vss | _ | Power supply (GND) pin |

*1: FPT-80P-M11

*2: FPT-80P-M06

*3: FPT-80P-M05


*4: MQP-80C-P01

| Pin no. | Pin name | I/O | Function |
|--|---|-----|--|
| 82 | Vpp | 0 | "H" level output pin |
| 83 84 85 86 87 88 89 90 91 | A12 A7 A6 A5 A4 A3 A2 A1 A0 | 0 | Address output pins |
| 93 94 95 | 01 02 03 | Ι | Data input pins |
| 96 | Vss | 0 | Power supply (GND) pin |
| 98 99 100 101 102 | 04 05 06 07 08 | I | Data input pins |
| 103 | CE | 0 | ROM chip enable pin Outputs "H" during standby. |
| 104 | A10 | 0 | Address output pin |
| 105 | OE | 0 | ROM output enable pin Outputs "L" at all times. |
| 107 108 109 | A11 A9 A8 | 0 | Address output pins |
| 110 | A13 | 0 | |
| 111 | A14 | 0 | |
| 112 | Vcc | 0 | EPROM power supply pin |
| 81 92 97 106 | N.C. | | Internally connected pins Be sure to leave them open. |

• External EPROM pins (MB89PV150 only)

■ I/O CIRCUIT TYPE

| Туре | Circuit | Remarks |
|------|--|---|
| A | X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 | Crystal or ceramic oscillation type (main clock) At an oscillation feedback resistor of approximately 1 MΩ/5.0 V |
| | X1 X0 X0 X0 X0 X0 X0 X0 X0 X0 X0 | CR oscillation type (main clock) (except MB89PV150/P155) |
| В | X1A X0A X0A X0A X0A X0A X0A X0A X0A X0A X0 | Crystal oscillation type (subclock) At an oscillation feedback resistor of approximately 4.5 MΩ/3.0 V |
| С | | |
| D | R P-ch N-ch M-ch | At output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V Hysteresis input |
| E | R P-ch N-ch N-ch N-ch Port Peripheral | CMOS I/O The peripheral is a hysteresis input type. Pull-up resistor optional (except MB89PV150) |



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P155


The MB89P155 is an OTPROM version of the MB89150/A series.

1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in the EPROM mode is diagrammed below.



3. Programming to the EPROM


In EPROM mode, the MB89P155 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000H to 7FFFH (note that addresses C000H to FFFFH while operating as a normal operating mode assign to 4000H to 7FFFH in EPROM mode). Load option data into addresses 3FF0H to 3FF5H of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
- (3) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

| Package | Compatible socket adapter |
|-------------|---------------------------|
| FPT-80P-M05 | ROM-80SQF-28DP-8L |
| FPT-80P-M06 | ROM-80QF-28DP-8L3 |
| FPT-80P-M11 | ROM-80QF2-28DP-8L2 |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|---------------------|---------------------|---|------------------------------------|---------------------|--|---|-----------------|
| 3FF0⊦ | Vacancy Readable | Vacancy Readable | Oscillation sta WTM1 See section Options." | bilization time WTM0 "■ Mask | Vacancy Readable | Reset pin output 1: Yes 0: No | Clock mode selection 1: Dual clock 0: Single clock | reset 1: Yes |
| 3FF1⊦ | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 3FF2⊦ | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up | Pull-up |
| | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No | 1: No |
| | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes | 0: Yes |
| 3FF3⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |
| 3FF4⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |
| 3FF5⊦ | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy | Vacancy |
| | Readable | Readable | Readable | Readable | Readable | Readable | Readable | Readable |

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
|-------------------|----------------------------|
| LCC-32(Rectangle) | ROM-32LC-28DP-YG |
| LCC-32(Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space


Memory space in each mode is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000_H to 7FFF_H.
- (3) Program to 0000 to 7FFF_H with the EPROM programmer.

BLOCK DIAGRAM




*3: Functions selected by mask option

*4: N-ch open-drain high-current drive type

CPU CORE

1. Memory Space

The microcontrollers of the MB89150/A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89150/A series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


| Program counter (PC): | A 16-bit register for indicating instruction storage positions |
|----------------------------|--|
| Accumulator (A): | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Temporary accumulator (T): | A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX): | A 16-bit register for index modification |
| Extra pointer (EP): | A 16-bit pointer for indicating a memory address |
| Stack pointer (SP): | A 16-bit register for indicating a stack area |
| Program status (PS): | A 16-bit register for storing a register pointer, a condition code |

| 16 bits | - | Initial value |
|---------|-------------------------|--|
| PC | : Program counter | FFFDH |
| А | : Accumulator | Undefined |
| Т | : Temporary accumulator | Undefined |
| IX | : Index register | Undefined |
| EP | : Extra pointer | Undefined |
| SP | : Stack pointer | Undefined |
| PS | | g = 0, IL1, 0 = 11 er bits are undefined. |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|--------------------|
| 0 | 0 | 1 | High |
| 0 | 1 | | f |
| 1 | 0 | 2 | |
| 1 | 1 | 3 | Low = no interrupt |

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89151 (RAM 128×8 bits), and a total of 16 banks can be used on the MB89152/3/4/5 (RAM 256×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

| Address | Read/write | Register name | Register description |
|------------|------------|---------------|--|
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05н | (W) | DDR2 | Port 2 data direction register |
| 06н | | | Vacancy |
| 07н | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| 0Ан | (R/W) | TBTC | Time-base timer control register |
| 0Вн | (R/W) | WPCR | Watch prescaler control register |
| 0Сн | (R/W) | PDR3 | Port 3 data register |
| 0Dн | | | Vacancy |
| 0Ен | (R/W) | PDR4 | Port 4 data register |
| 0Fн | (R/W) | PDR5 | Port 5 data register |
| 10н | (R/W) | BZCR | Buzzer register |
| 11н | | | Vacancy |
| 12н | | | Vacancy |
| 13н | | | Vacancy |
| 14н | (R/W) | RCR1 | Remote control transmission register 1 |
| 15н | (R/W) | RCR2 | Remote control transmission register 2 |
| 16н | | | Vacancy |
| 17н | | | Vacancy |
| 18н | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| 1Ан | (R/W) | T2DR | Timer 2 data register |
| 1Вн | (R/W) | T1DR | Timer 1 data register |
| 1Сн | (R/W) | SMR1 | Serial mode register |
| 1Dн | (R/W) | SDR1 | Serial data register |
| 1Ен to 2Fн | | | Vacancy |

(Continued)

| Address | Read/write | Register name | Register description | | | |
|--------------|------------|---------------|--|--|--|--|
| 30н | (R/W) | EIE1 | External interrupt 1 enable register | | | |
| 31н | (R/W) | EIF1 | External interrupt 1 flag register | | | |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register | | | |
| 33н | (R/W) | EIF2 | External interrupt 2 flag register | | | |
| 34н to 5Fн | | | Vacancy | | | |
| 60н to 71н | (R/W) | VRAM | Display data RAM | | | |
| 72н | (R/W) | LCR1 | LCD controller/driver control register 1 | | | |
| 73н to 7Вн | | | Vacancy | | | |
| 7Сн | (W) | ILR1 | Interrupt level setting register 1 | | | |
| 7Dн | (W) | ILR2 | Interrupt level setting register 2 | | | |
| 7 Ен | (W) | ILR3 | Interrupt level setting register 3 | | | |
| 7 F н | | | Vacancy | | | |

(Continued)

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss=0.0V)

| Demonster | Current ed | Va | lue | 11 | , Demosler |
|---|-----------------|---------|-----------|------|---|
| Parameter | Symbol | Min. | Max. | Unit | Remarks |
| Power supply voltage | Vcc | Vss-0.3 | Vss + 7.0 | V | |
| LCD power supply voltage | V0 to V3 | Vss-0.3 | Vss + 7.0 | V | V0 to V3 pins on the product with booster |
| LCD power suppry voltage | VO 10 V3 | Vss-0.3 | Vcc + 0.3 | V | V0 to V3 pins on the product without booster |
| Input voltage | VI1 | Vss-0.3 | Vcc + 0.3 | V | V _{I1} must not exceed V _{SS} +7.0 V. All pins except P20 to P27 without a pull-up resistor |
| | V ₁₂ | Vss-0.3 | Vss + 7.0 | V | P20 to P27 without a pull-up resistor |
| Output voltage | Vo1 | Vss-0.3 | Vcc + 0.3 | V | V_{01} must not exceed Vss +7.0 V. All pins except P20 to P27, P31, P32, P40 to P47, P50 to P57 without a pull-up resistor |
| | V _{O2} | Vss-0.3 | Vss + 7.0 | V | P20 to P27, P31, P32, P40 to P47, and P50 to P57, without a pull-up resistor |
| "L" level maximum output current | IOL1 | _ | 10 | mA | All pins except P21, P26, P27, and power supply pins |
| current | IOL2 | — | 20 | mA | P21, P26, and P27 |
| "L" level average output current | IOLAV1 | | 4 | mA | Average value (operating current × operating rate) All pins except P21, P26, P27, and power supply pins. |
| | IOLAV2 | _ | 8 | mA | Average value (operating current × operating rate) P21, P26, and P27 |
| "L" level total maximum output current | Σlol | _ | 80 | mA | |
| "L" level total average output current | \sum Iolav | | 40 | mA | Average value (operating current × operating rate) |
| "H" level maximum output current | Іон1 | _ | -5 | mA | All pins except P30 and power supply pins |
| | Іон2 | — | -10 | mA | P30 |

(Continued)

(Continued)

(Vss = 0.0 V)

| Parameter | Symbol | Va | lue | Unit | Remarks | |
|--|--------|------|------|------|--|--|
| Farameter | Symbol | Min. | Max. | Unit | Remarks | |
| "H" level average output current | Iohav1 | | -2 | mA | Average value (operating current × operating rate) All pins except P30 and power supply pins. | |
| | Іонаv2 | | -4 | mA | Average value (operating current × operating rate) P30 | |
| "H" level total output current | ∑Іон | — | -20 | mA | | |
| "H" level total average output current | ΣΙοήαν | _ | -10 | mA | Average value (operating current × operating rate) | |
| Power consumption | PD | _ | 300 | mW | | |
| Operating temperature | TA | -40 | +85 | °C | | |
| Storage temperature | Tstg | -55 | +150 | °C | | |

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(Vss = 0.0 V)

| Devenedar | Symbol | Va | lue | Unit | Remarks | | |
|--|----------|-------------------|-------|------|---|--|--|
| Parameter | Symbol | Min. | Max. | Unit | Reinarks | | |
| | | 2.2 ^{*1} | 6.0 | V | Normal operation assurance range Single clock system of the mask ROM product. | | |
| Power supply voltage | Vcc | 2.2*1 | 4.0 | V | Normal operation assurance range Dual-clock system of the mask ROM product. | | |
| | | 2.7 ^{*1} | 6.0 | V | MB89P155/PV150 | | |
| | | 1.5 | 6.0 | V | Retains the RAM state in stop mode | | |
| LCD power supply voltage | V0 to V3 | Vss | Vcc*2 | V | V0 to V3 pins | | |
| LCD reference power supply input voltage | Vir | 1.3 | 2.2 | V | V1 pin on the products with a booster Reference power external input | | |
| Operating temperature | TA | -40 | +85 | °C | | | |

*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.

*2: The LCD power supply voltage range and optimum value vary depending on the characteristics of the liquidcrystal display element.




Figure 1 Operating Voltage vs. Main Clock Operating Frequency (MB89P155/PV150, and single-clock MB89151/A, 152/A, 153/A, 154/A, and MB89155/A)




Figure 2 Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB89151/A, 152/A, 153/A, 154/A, and MB89155/A)

Figures 1 and 2 indicate the operating frequency of the external oscillator at a minimum execution time of 4/FcH.

Since the operating voltage range is dependent on the minimum execution time, see the minimum execution time if the operating speed is switched using a gear.

3. DC Characteristics

| r | | | 1 | (Vcc | | , Vss=0.0 | V, Ta | = -40°C to +85°C) |
|---|--------|--|--|---------|-------|-------------|-------|---------------------------------------|
| Parameter | Symbol | Pin | Condition | | Value | 1 | Unit | Remarks |
| | | | | Min. | Тур. | Max. | | |
| "H" level input | Vін | P00 to P07, P10 to P17, P20 to P27 | | 0.7 Vcc | | Vcc + 0.3 | V | CMOS input |
| voltage | Vihs | RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27 | | 0.8 Vcc | | Vss + 0.3 | V | Hysteresis input |
| | VIL | P00 to P07, P10 to P17, P20 to P27 | | Vss-0.3 | | 0.3 Vcc | V | CMOS input |
| "L" level input voltage | Vils | RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27 | - | Vss-0.3 | | 0.2 Vcc | V | Hysteresis input |
| Open-drain output pin application voltage | VD | P20 to P27, P31, P32, P40 to P47, P50 to P57 | - | Vss-0.3 | _ | Vss + 6.0*1 | V | Without pull-up resistor |
| "H" level output | Voh1 | P00 to P07, P10 to P17 | Iон = -2.0 mA | 2.4 | | | V | |
| voltage | Voh2 | P30 | Іон = -6.0 mA | 4.0 | | | V | |
| "L" level output | Vol1 | P00 to P07, P10 to P17, P20, P22 to P25, P30 to P32, P40 to P47, P50 to P57 | lo∟ = 1.8 mA | | | 0.4 | V | |
| voltage | Vol2 | P21, P26, P27 | lo∟ = 8.0 mA | | | 0.4 | V | |
| | Vol3 | RST | lo∟ = 4.0 mA | | _ | 0.4 | V | |
| Input leakage current | ILI1 | MOD0, MOD1, P30, P00 to P07, P10 to P17 | 0.0 V < VI < Vcc | | | ±5 | μA | Without pull-up resistor |
| (Hi-z output leakage current) | ILI2 | P20 to P27, P31, P32, P40 to P47, P50 to P57 | $0.0 \text{ V} < \text{V}_1 < 6.0 \text{ V}$ | _ | _ | ±1 | μΑ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, RST | Vi = 0.0 V | 25 | 50 | 100 | kΩ | With pull-up resistor |
| Common output impedance | Rvсом | COM0 to COM3 | V1 to V3 = 5.0 V | | _ | 2.5 | kΩ | |
| Segment output impedance | Rvseg | SEG0 to SEG35 | V1 to V3 = 5.0 V | | _ | 15 | kΩ | |
| LCD divided resistance | RLCD | _ | Between Vcc and V0 | 300 | 500 | 750 | kΩ | Products without a booster only |
| LCD leakage current | ILCDL | V0 to V3, COM0 to COM3, SEG0 to SEG35 | _ | _ | _ | ±1 | μA | |

(Continued)

| _ | | | | (10 | c= +5.0 v | | , í | |
|--|------------------|-----|--|------|-----------|------|------|--|
| Parameter | Symbol | Pin | Condition | Min. | Тур. | Max. | Unit | Remarks |
| Booster for LCD | Vov3 | V3 | | 4.3 | 4.5 | 4.7 | V | |
| driving output voltage | Vov2 | V2 | V1 = 1.5 V | 2.9 | 3.0 | 3.1 | V | Products with |
| Reference output voltage for LCD driving | V _{OV1} | V1 | IιN = 0 μA | 1.3 | 1.5 | 1.7 | V | a booster only |
| Icc1 | Icc1 | | $\label{eq:Fch} \begin{array}{l} F_{\text{CH}} = 4.2 \; \text{MHz}, \\ V_{\text{CC}} = 5.0 \; V \\ t_{\text{inst}}^{*3} = 0.95 \; \mu \text{s} \\ \text{Main clock} \end{array}$ | _ | 3.0 | 4.5 | mA | MB89151/A, 152/A, 153/A, 154/A, 155/A, MB89PV150- 101 to 105 |
| | | | operation | | 3.8 | 6.0 | mA | MB89P155-101 to 105/201 to 205 |
| | Icc2 | | $\label{eq:Fch} \begin{array}{l} F_{CH} = 4.2 \; MHz, \\ V_{CC} = 3.0 \; V \\ t_{inst}^{*3} = 15.2 \; \mu s \\ Main \; clock \end{array}$ | _ | 0.25 | 0.4 | mA | MB89151/A, 152/A,153/A, 154/A, 155/A, MB89PV150- 101 to 105 |
| | | | operation | | 0.85 | 1.4 | mA | MB89P155-101 to 105/201 to 205 |
| Power supply current ^{∗2} | lcc∟ | Vcc | $F_{CL} = 32.768 \text{ kHz},$ $V_{CC} = 3.0 \text{ V}$ $t_{inst}^{*3} = 61 \mu s$ Subclock | _ | 0.05 | 0.1 | mA | MB89151/A, 152/A, 153/A, 154/A, 155/A, MB89PV150- 101 to 105 |
| | | | operation | | 0.65 | 1.1 | mA | MB89P155-101 to 105/201 to 205 |
| | Iccs1 | | $\label{eq:FCH} \begin{array}{l} F_{CH} = 4.2 \; MHz, \\ V_{CC} = 5.0 \; V \\ t_{inst}^{*3} = 0.95 \; \mu s \\ Main \; clock \\ sleep \; mode \end{array}$ | _ | 0.8 | 1.2 | mA | |
| _ | Iccs2 | | $\label{eq:FCH} \begin{array}{l} F_{CH} = 4.2 \; MHz, \\ V_{CC} = 3.0 \; V \\ t_{inst}^{*3} = 15.2 \; \mu s \\ \text{Main clock} \\ \text{sleep mode} \end{array}$ | _ | 0.2 | 0.3 | mA | |
| | IccsL | | $\label{eq:Fcl} \begin{array}{l} \mbox{Fcl} = 32.768 \mbox{ kHz}, \\ \mbox{Vcc} = 3.0 \mbox{ V} \\ \mbox{t}_{inst}^{*3} = 61 \mu s \\ \mbox{Subclock} \\ \mbox{sleep mode} \end{array}$ | _ | 25 | 50 | μΑ | |

 $(V_{CC} = +5.0 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

(Continued)

(Continued)

| . , | | | | (Vc | c=+5.0 V, | Vss = 0.0 | V, Ta | = −40°C to +85°C) |
|------------------------|--------|---------------------|--|------|-----------|-----------|-------|--|
| Parameter | Symbol | Pin | Condition | | Value | | Unit | Remarks |
| Falametei | Symbol | E III | Condition | Min. | Тур. | Max. | Onic | Remarks |
| | Ісст | | $\label{eq:Fcl} \begin{array}{l} F_{\text{CL}} = 32.768 \ \text{kHz}, \\ V_{\text{CC}} = 3.0 \ V \\ \text{Watch mode} \end{array}$ | _ | 10 | 15 | μΑ | MB89151/2/3/4/5, MB89P155-101 to 105, MB89PV150-101 to 105 |
| Power supply current*2 | Ісст2 | Vcc | Fal = 32.768 kHz, Vcc = 3.0 V • Watch mode • During reference voltage generator and booster operation | _ | 250 | 400 | μΑ | MB89151A/2A/ 3A/4A/5A, MB89P155-201 to 205 |
| | | | | _ | 0.1 | 1 | μΑ | MB89151/2/3/4/5 |
| | Іссн | | $T_A = +25^{\circ}C,$ Vcc = 5.0 V Stop mode | _ | 0.1 | 10 | μA | MB89PV150-101 to 105, MB89P155-101 to 105 |
| Input capacitance | CIN | Other than Vcc, Vss | f = 1 MHz | — | 10 | | pF | |

*1: P31 and P32 are applicable only for products of the MB89150 series (without the "A" suffix). P40 to P47 and P50 to P57 are applicable when selected as ports.

*2: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage).

In the case of the MB89PV150, the current consumed by the connected EPROM and ICE is not included.


- *3: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
- Note: For pins which serves as the segment (SEG20 to SEG35) and ports (P40 to P47, P50 to P57), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments. P31 and P32 are applicable only for products without a booster (applicable as external capacitor connection pins for products with a booster).

4. AC Characteristics

(1) Reset Timing

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Condition | Valu | ue | Unit | Remarks |
|---------------------|------------------|-----------|------------------|------|------|-----------|
| Falameter | Symbol Condition | | Min. | Max. | Unit | Rellidiks |
| RST "L" pulse width | t zlzh | | 48 t HCYL | — | ns | |




(2) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$


| Parameter | Symbol Condition | | Va | Value | | Remarks | |
|---------------------------|------------------|-----------|------|-------|------|------------------------------|--|
| Farameter | Symbol | Condition | Min. | Max. | Unit | itemarks | |
| Power supply rising time | tR | | — | 50 | ms | Power-on reset function only | |
| Power supply cut-off time | t off | | 1 | 1 — | | Due to repeated operations | |


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

| | | | | | | (Vss=0. | 0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$) | |
|--|---------------|----------|-------|--------|------|---------|---|--|
| Deremeter | Symbol | Din | Value | | | | Remarks | |
| Parameter | Symbol | Pin | Min. | Тур. | Max. | Unit | Rellidiks | |
| Clock frequency | Fсн | X0, X1 | 1 | _ | 4.2 | MHz | Main clock | |
| | Fc∟ | X0A, X1A | — | 32.768 | _ | kHz | Subclock | |
| | t HCYL | X0, X1 | 238 | | 1000 | ns | Main clock | |
| Clock cycle time | t LCYL | X0A, X1A | — | 30.5 | _ | μs | Subclock | |
| Input clock pulse width | Рwн Pw∟ | X0 | 20 | _ | _ | ns | | |
| Input clock pulse width | Pwhl Pwll | X0A | | 15.2 | _ | μs | External clock | |
| Input clock pulse rising/falling time | tcr tcf | X0, X0A | | _ | 10 | ns | | |






(4) Instruction Cycle

| Parameter | Symbol | Value | Unit | Remarks |
|---|--------|------------------------------|------|---|
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | μs | (4/F _{CH}) t _{inst} = 0.95 μ s when operating at F _{CH} = 4.2 MHz |
| | | 2/Fc∟ | μs | t_{inst} = 61.036 μs when operating at F_{CL} = 32.768 kHz |

(5) Serial I/O Timing

| Demonster | Cumb ol | Pin | Condition | Value | | 11 | Dementer |
|---|---------------|---------|------------------------------|------------|------|------|----------|
| Parameter | Symbol | | Condition | Min. | Max. | Unit | Remarks |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tinst* | — | μs | |
| $SCK \downarrow \to SO \text{ time}$ | tslov | SCK, SO | | -200 | 200 | ns | |
| Valid SI \rightarrow SCK \uparrow | tıvsн | SI, SCK | | 0.5 tinst* | — | μs | |
| $SCK \uparrow \to valid \ SI \ hold \ time$ | t shix | SCK, SI | | 0.5 tinst* | _ | μs | |
| Serial clock "H" pulse width | t shsl | SCK | External shift clock mode | 1 tinst* | _ | μs | |
| Serial clock "L" pulse width | t slsh | SCK | | 1 tinst* | _ | μs | |
| $SCK \downarrow \to SO \text{ time}$ | t slov | SCK, SO | | 0 | 200 | ns | |
| $Valid\;SI\toSCK\;\uparrow$ | t ivsh | SI, SCK | | 0.5 tinst* | _ | μs | |
| $SCK \uparrow \to valid\ SI\ hold\ time$ | tsнıx | SCK, SI | | 0.5 tinst* | — | μs | |




(Vcc = +5.0 V±10%, Vss= 0.0 V, T_A = -40°C to +85°C)

(6) Peripheral Input Timing


| $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}$ | | | | | | | |
|---|--------|--------------------|----------|------|------|-----------|--|
| Decomptor | Symbol | Pin | Value | | Unit | Remarks | |
| Parameter | | FIII | Min. | Max. | Unit | Relliarks | |
| Peripheral input "H" pulse width 1 | tilih1 | INT10 to INT13, EC | 1 tinst* | — | μs | | |
| Peripheral input "L" pulse width 1 | | | 1 tinst* | | μs | | |
| Peripheral input "H" pulse width 2 | tilih2 | INT20 to INT27 | 2 tinst* | _ | μs | | |
| Peripheral input "L" pulse width 2 | tiHiL2 | | 2 tinst* | — | μs | | |

* : For information on tinst, see "(4) Instruction Cycle."




■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage



(2) "H" Level Output Voltage









(3) "H" Level Input Voltage/"L" level Input Voltage


(4) Power Supply Current (External Clock)






(Continued)

(Continued)



(5) Pull-up Resistance



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

| Symbol | Meaning |
|--------|---|
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| #vct | Vector table number (3 bits) |
| #d8 | Immediate data (8 bits) |
| #d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| т | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

Table 1 Instruction Symbols

(Continued)

| Symbol | Meaning |
|--------|--|
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i = 0 to 7) |
| × | Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| (×) | Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| ((×)) | The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
|-------------|--|
| ~: | Number of instructions |
| #: | Number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: |
| | "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00. |
| N, Z, V, C: | An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag. |
| OP code: | Code of an instruction. If an instruction is more than one code, it is written according to the following rule: |
| | Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F. |

| Mnemonic | ~ | # | Operation | TL | тн | AH | NZVC | OP code |
|---------------------------|--------|---|--|----|----|----|------|----------|
| MOV dir,A | 3 | 2 | $(dir) \leftarrow (A)$ | _ | _ | _ | | 45 |
| MOV @IX +off,A | 4 | 2 | $((IX) + off) \leftarrow (A)$ | _ | _ | — | | 46 |
| MOV ext,A | 4 | 3 | $(ext) \leftarrow (A)$ | _ | _ | _ | | 61 |
| MOV @EP,A | 3 | 1 | ((EP)) ← (A) | _ | _ | _ | | 47 |
| MOV Ri,A | 3 | 1 | $(Ri) \leftarrow (A)$ | _ | _ | _ | | 48 to 4F |
| MOV A,#d8 | 2 | 2 | $(A) \leftarrow dB$ | AL | _ | _ | ++ | 04 |
| MOV A,dir | 3 | 2 | $(A) \leftarrow (dir)$ | AL | _ | _ | ++ | 05 |
| MOV A,@IX +off | 4 | 2 | $(A) \leftarrow ((IX) + off)$ | AL | _ | _ | ++ | 06 |
| MOV A,ext | 4 | 3 | $(A) \leftarrow (ext)$ | AL | _ | _ | ++ | 60 |
| MOV A,@A | 3 | 1 | $(A) \leftarrow ((A))$ | AL | _ | _ | ++ | 92 |
| MOV A,@EP | 3 | 1 | $(A) \leftarrow ((EP))$ | AL | _ | _ | ++ | 07 |
| MOV A,Ri | 3 | 1 | $(A) \leftarrow (Ri)$ | AL | _ | _ | ++ | 08 to 0F |
| MOV dir,#d8 | 4 | 3 | $(dir) \leftarrow d8$ | _ | _ | _ | | 85 |
| MOV @IX +off,#d8 | 5 | 3 | $((IX) + off) \leftarrow d8$ | _ | _ | _ | | 86 |
| MOV @EP,#d8 | 4 | 2 | $((IX) + OII) \leftarrow dS$ | _ | | | | 87 |
| MOV @LP,#d8 MOV Ri,#d8 | 4 | 2 | $((LF)) \leftarrow d\delta$ (Ri) $\leftarrow d8$ | _ | _ | _ | | 88 to 8F |
| MOV KI,#08 MOVW dir,A | - | 2 | | - | _ | _ | | |
| , | 4 5 | 2 | $(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$ | - | _ | _ | | D5 D6 |
| MOVW @IX +off,A | Э | 2 | $((IX) + off) \leftarrow (AH),$ | — | _ | _ | | 00 |
| | _ | ~ | $((IX) + off + 1) \leftarrow (AL)$ | | | | | 54 |
| MOVW ext,A | 5 | 3 | $(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$ | - | _ | — | | D4 |
| MOVW @EP,A | 4 | 1 | $((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$ | - | _ | _ | | D7 |
| MOVW EP,A | 2 | 1 | $(EP) \leftarrow (A)$ | _ | _ | — | | E3 |
| MOVW A,#d16 | 3 | 3 | $(A) \leftarrow d16$ | AL | AH | dH | ++ | E4 |
| MOVW A,dir | 4 | 2 | $(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$ | AL | AH | dH | ++ | C5 |
| MOVW A,@IX +off | 5 | 2 | $(AH) \leftarrow ((IX) + off),$ | AL | AH | dH | ++ | C6 |
| | _ | _ | $(AL) \leftarrow ((IX) + off + 1)$ | | | | | |
| MOVW A,ext | 5 | 3 | $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$ | AL | AH | dH | ++ | C4 |
| MOVW A,@A | 4 | 1 | $(AH) \leftarrow (\ (A)\),\ (AL) \leftarrow (\ (A)\)+1)$ | AL | AH | dH | ++ | 93 |
| MOVW A,@EP | 4 | 1 | $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$ | AL | AH | dH | ++ | C7 |
| MOVW A,EP | 2 | 1 | $(A) \leftarrow (EP)$ | - | - | dH | | F3 |
| MOVW EP,#d16 | 3 | 3 | $(EP) \leftarrow d16$ | — | - | — | | E7 |
| MOVW IX,A | 2 | 1 | $(IX) \leftarrow (A)$ | — | - | — | | E2 |
| MOVW A,IX | 2 | 1 | $(A) \leftarrow (IX)$ | — | - | dH | | F2 |
| MOVW SP,A | 2 | 1 | $(SP) \leftarrow (A)$ | - | - | — | | E1 |
| MOVW A,SP | 2 | 1 | $(A) \leftarrow (SP)$ | _ | - | dH | | F1 |
| MOV @A,T | 3 | 1 | $((A)) \leftarrow (T)$ | _ | - | - | | 82 |
| MOVW @A,T | 4 | 1 | $((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$ | _ | _ | — | | 83 |
| MOVW IX,#d16 | 3 | 3 | $(IX) \leftarrow d16$ | _ | _ | _ | | E6 |
| MOVW A, PS | 2 | 1 | $(A) \leftarrow (PS)$ | _ | _ | dH | | 70 |
| MOVW PS,A | 2 | 1 | $(PS) \leftarrow (A)$ | _ | _ | _ | ++++ | 71 |
| MOVW SP,#d16 | 3 | 3 | (SP) ← d16 | _ | _ | _ | | E5 |
| SWAP | 2 | 1 | $(AH) \leftrightarrow (AL)$ | _ | _ | AL | | 10 |
| SETB dir: b | 4 | 2 | (dir):́ b ← 1 ′ | _ | _ | _ | | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir)́: b ← 0 | _ | _ | _ | | A0 to A7 |
| XCH A,T | 2 | 1 | $(AL) \leftrightarrow (TL)$ | AL | _ | _ | | 42 |
| XCHW A,T | 3 | 1 | $(A) \leftrightarrow (T)$ | AL | AH | dH | | 43 |
| XCHW A,EP | 3 | 1 | $(A) \leftrightarrow (EP)$ | _ | _ | dH | | F7 |
| XCHW A,IX | 3 | 1 | $(A) \leftrightarrow (IX)$ | _ | _ | dH | | F6 |
| XCHW A,SP | 3 | 1 | $(A) \leftrightarrow (SP)$ | _ | _ | dH | | F5 |
| MOVW A,PC | 2 | 1 | $(A) \leftarrow (PC)$ | _ | _ | dH | | FO |
| | - | • | | | | ~ | | |

 Table 2
 Transfer Instructions (48 instructions)

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|---|-----------------|---|---|--|----|----|----|---------|----------|
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,Ri | | | $(A) \leftarrow (A) + (Ri) + C$ | _ | - | _ | ++++ | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,#d8 | | | $(A) \leftarrow (A) + d8 + C$ | _ | _ | — | + + + + | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | 3 | | | _ | _ | — | + + + + | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ADDC A,@IX +off | | 2 | $(A) \leftarrow (A) + ((IX) + off) + C$ | _ | - | — | + + + + | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | _ | — | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(A) \leftarrow (A) + (T) + C$ | _ | - | dH | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | - | — | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | SUBC A,Ri | | | | _ | _ | — | + + + + | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | — | — | - | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | | | _ | — | - | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | _ | — | - | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | — | — | - | + + + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | — | dH | + + + + | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | $(AL) \leftarrow (TL) - (AL) - C$ | _ | — | - | + + + + | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | — | — | - | + + + - | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(EP) \leftarrow (EP) + 1$ | _ | — | - | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | $(IX) \leftarrow (IX) + 1$ | _ | - | — | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | | | _ | — | dH | + + | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | — | - | + + + - | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | - | — | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | _ | | | | _ | — | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | _ | - | | + + | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | 1 | | | _ | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | dL | 00 | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | _ | _ | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | _ | _ | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | — | — | dH | + + R – | |
| RORC A21 $\bigcirc C \rightarrow A$ ++-+03ROLC A21 $\square C \leftarrow A \leftarrow$ ++-+02CMP A,#d822(A) - d8++++14CMP A,@ir32(A) - (dir)++++15CMP A,@EP31(A) - ((IP))++++17CMP A,@ix +off42(A) - ((IX) +off)++++18DAA21Decimal adjust for addition++++94DAS21Decimal adjust for subtraction+++R52XOR A, #d822(A) \leftarrow (AL) \forall (dir)++R55XOR A,@ir32(A) \leftarrow (AL) \forall (iP)++R55XOR A,@ix +off42(A) \leftarrow (AL) \forall (iX) +off)++R56XOR A,@ir31(A) \leftarrow (AL) \forall (iX) +off)++R56XOR A,@ix +off42(A) \leftarrow (AL) \forall (iX) | | 2 | | | — | — | — | ++++ | |
| ROLC A21 $C \leftarrow A \leftarrow$ ++++02CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((EP))++++16CMP A,@IX +off42(A) - ((IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94DAS21Decimal adjust for subtraction++++94XOR A21Decimal adjust for subtraction+++R52XOR A,#d822(A) \leftarrow (AL) \forall (TL)++R55XOR A,@EP31(A) \leftarrow (AL) \forall (ir)++R56XOR A,@IX +off42(A) \leftarrow (AL) \forall (Ri)++R58 to 5FAND A21(A) \leftarrow (AL) \land (Ri)++R62 | | | | | — | — | — | ++++ | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | RORC A | 2 | 1 | $ ightarrow m C \rightarrow m A$ | - | - | - | + + - + | 03 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | ROLC A | 2 | 1 | $-C \leftarrow A \leftarrow$ | - | _ | _ | + + - + | 02 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CMP A,#d8 | 2 | 2 | (A) – d8 | _ | _ | _ | ++++ | 14 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | 2 | | _ | _ | — | ++++ | 15 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CMP A,@EP | 3 | 1 | (A) – ((EP)) | _ | _ | _ | + + + + | 17 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 4 | 2 | (A) – ((IX) +off) | _ | _ | _ | + + + + | 16 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 3 | 1 | | _ | _ | _ | + + + + | 18 to 1F |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | DAA | 2 | 1 | Decimal adjust for addition | _ | _ | _ | + + + + | 84 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | DAS | 2 | 1 | | _ | _ | — | ++++ | 94 |
| XOR A, dir32(A) \leftarrow (AL) \forall (dir)++55XOR A, @EP31(A) \leftarrow (AL) \forall ((EP))+++57XOR A, @IX +off42(A) \leftarrow (AL) \forall ((IX) +off)+++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)++R56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)++R585FAND A21(A) \leftarrow (AL) \land (TL)++R62AND A,#d822(A) \leftarrow (AL) \land d8++R64 | XOR A | 2 | 1 | $(A) \leftarrow (AL) \forall (TL)$ | _ | _ | _ | + + R – | 52 |
| XOR A,dir32 $(A) \leftarrow (AL) \forall (dir)$ ++55XOR A,@EP31 $(A) \leftarrow (AL) \forall (EP)$ +++57XOR A,@IX +off42 $(A) \leftarrow (AL) \forall (EP)$ +++56XOR A,@IX +off31 $(A) \leftarrow (AL) \forall (Ri)$ +++56XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ ++R-585FAND A21 $(A) \leftarrow (AL) \land (TL)$ ++R-62AND A,#d822 $(A) \leftarrow (AL) \land d8$ ++R-64 | | | 2 | $(A) \leftarrow (AL) \forall d8$ | _ | _ | _ | + + R – | 54 |
| XOR A, @EP31 $(A) \leftarrow (AL) \forall ((EP))$ ++57XOR A, @IX +off42 $(A) \leftarrow (AL) \forall ((IX) + off)$ +++56XOR A, Ri31 $(A) \leftarrow (AL) \forall (Ri)$ +++56AND A21 $(A) \leftarrow (AL) \forall (Ri)$ ++R-58 to 5FAND A, #d822 $(A) \leftarrow (AL) \land (TL)$ ++R-62 | | | | | _ | _ | — | | |
| XOR A, @IX +off42(A) \leftarrow (AL) \forall ((IX) +off)++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)+++58 to 5FAND A21(A) \leftarrow (AL) \land (TL)++R-62AND A,#d822(A) \leftarrow (AL) \land d8++R-64 | | | 1 | $(A) \leftarrow (AL) \; \forall \; (\; (EP) \;)$ | _ | — | — | + + R – | |
| XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ ++58 to 5FAND A21 $(A) \leftarrow (AL) \land (TL)$ ++R-62AND A,#d822 $(A) \leftarrow (AL) \land d8$ ++R-64 | | | 2 | | _ | _ | — | + + R – | |
| AND A 2 1 $(A) \leftarrow (AL) \land (TL)$ - - - + + R - 62 AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ - - - + + R - 64 | | 3 | 1 | | _ | — | — | | |
| AND A,#d8 2 2 (A) \leftarrow (AL) \land d8 + + R - 64 | | | 1 | | _ | — | — | + + R – | |
| | | 2 | 2 | | _ | _ | — | | 64 |
| | | | 2 | $(A) \leftarrow (AL) \land (dir)$ | - | — | - | + + R – | 65 |

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|------------------|---|---|--|----|----|----|---------|----------|
| AND A,@EP | 3 | 1 | $(A) \leftarrow (AL) \land ((EP))$ | _ | _ | _ | + + R – | 67 |
| AND A,@IX +off | 4 | 2 | $(A) \leftarrow (AL) \land ((IX) + off)$ | _ | _ | _ | + + R – | 66 |
| AND A,Ri | 3 | 1 | $(A) \leftarrow (AL) \land (Ri)$ | _ | _ | _ | + + R – | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow (AL) \lor (TL)$ | _ | _ | _ | + + R – | 72 |
| OR A,#d8 | 2 | 2 | $(A) \leftarrow (AL) \lor d8$ | _ | _ | _ | + + R – | 74 |
| OR A,dir | 3 | 2 | $(A) \leftarrow (AL) \lor (dir)$ | _ | _ | _ | + + R – | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow (AL) \lor ((EP))$ | _ | _ | _ | + + R – | 77 |
| OR A,@IX +off | 4 | 2 | $(A) \leftarrow (AL) \lor ((IX) + off)$ | _ | _ | _ | + + R – | 76 |
| OR A,Ri | 3 | 1 | $(A) \leftarrow (AL) \lor (Ri)$ | _ | _ | _ | + + R – | 78 to 7F |
| CMP dir,#d8 | 5 | 3 | (dir) – d8 | _ | _ | _ | ++++ | 95 |
| CMP @EP,#d8 | 4 | 2 | ((ÉP)) – d8 | _ | _ | _ | ++++ | 97 |
| CMP @IX +off,#d8 | 5 | 3 | ((IX) + off) – d8 | _ | _ | _ | ++++ | 96 |
| CMP Ri,#d8 | 4 | 2 | (Ri) – d8 | _ | _ | _ | ++++ | 98 to 9F |
| INCW SP | 3 | 1 | (SP) ← (ŚP) + 1 | — | — | — | | C1 |
| DECW SP | 3 | 1 | $(SP) \leftarrow (SP) - 1$ | - | - | - | | D1 |

| Table 4 | Branch Instructions (17 instructions) | structions) |
|---------|---------------------------------------|-------------|
|---------|---------------------------------------|-------------|

| Mnemonic | 2 | # | Operation | TL | TH | AH | NZVC | OP code |
|----------------|---|---|--|----|----|----|---------|----------|
| BZ/BEQ rel | 3 | 2 | If Z = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FD |
| BNZ/BNE rel | 3 | 2 | If Z = 0 then PC \leftarrow PC + rel | _ | _ | _ | | FC |
| BC/BLO rel | 3 | 2 | If C = 1 then PC \leftarrow PC + rel | _ | _ | _ | | F9 |
| BNC/BHS rel | 3 | 2 | If C = 0 then PC \leftarrow PC + rel | _ | _ | _ | | F8 |
| BN rel | 3 | 2 | If N = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FB |
| BP rel | 3 | 2 | If N = 0 then PC \leftarrow PC + rel | _ | _ | _ | | FA |
| BLT rel | 3 | 2 | If V \forall N = 1 then PC \leftarrow PC + rel | _ | _ | _ | | FF |
| BGE rel | 3 | 2 | If V \forall N = 0 then PC \leftarrow PC + rel | _ | _ | _ | | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) = 0 then PC \leftarrow PC + rel | _ | _ | _ | -+ | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then PC \leftarrow PC + rel | _ | _ | _ | -+ | B8 to BF |
| JMP @A | 2 | 1 | $(PC) \leftarrow (A)$ | _ | _ | _ | | E0 |
| JMP ext | 3 | 3 | $(PC) \leftarrow ext$ | _ | _ | _ | | 21 |
| CALLV #vct | 6 | 1 | Vector call | _ | _ | _ | | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | _ | _ | _ | | 31 |
| XCHW A,PC | 3 | 1 | $(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$ | _ | _ | dH | | F4 |
| RET | 4 | 1 | Return from subrountine | — | — | — | | 20 |
| RETI | 6 | 1 | Return form interrupt | — | — | - | Restore | 30 |

| Table 5 | Other Instructions | (9 | instructions) |) |
|---------|--------------------|----|---------------|---|
|---------|--------------------|----|---------------|---|

| Mnemonic | ~ | # | Operation | TL | тн | AH | NZVC | OP code |
|----------|---|---|-----------|----|----|----|------|---------|
| PUSHW A | 4 | 1 | | _ | - | _ | | 40 |
| POPW A | 4 | 1 | | _ | - | dH | | 50 |
| PUSHW IX | 4 | 1 | | _ | - | - | | 41 |
| POPW IX | 4 | 1 | | _ | - | - | | 51 |
| NOP | 1 | 1 | | _ | - | - | | 00 |
| CLRC | 1 | 1 | | _ | - | - | R | 81 |
| SETC | 1 | 1 | | _ | - | - | S | 91 |
| CLRI | 1 | 1 | | _ | - | - | | 80 |
| SETI | 1 | 1 | | - | _ | — | | 90 |

■ INSTRUCTION MAP

| | ≥ C | DVW A,SP | VW A,IX | DVW A,EP | A,PC | CHW A,SP | HW A,IX | НW А,ЕР | le | rel | rel | le | rel | le | rel | rel |
|----|-------------------|-------------------|-------------------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| ш | MOVW A,PC | MOVW A,SF | MO | MOVW A,EF | XC | XCHW A,SF | XCHW A,IX | × | BNC | BC | ВР | BN | BNZ | BZ | BGE | BLT |
| ш | AMP @A | MOVW SP,A | MOVW IX,A | MOVW EP,A | MOVW A,#d16 | MOVW SP;#d16 | MOVW IX,#d16 | MOVW EP,#d16 | CALLV #0 | CALLV #1 | CALLV #2 | CALLV #3 | CALLV #4 | CALLV #5 | CALLV #6 | CALLV #7 |
| D | A DECW | DECW SP | DECW | EP DECW | MOVW ext,A | MOVW dir,A | A,b+ XI@ WVOM | MOVW @EP,A | DEC R0 | DEC R1 | DEC R2 | DEC R3 | DEC R4 | DEC R5 | DEC R6 | DEC R7 |
| С | INCW A | INCW SP | INCW IX | INCW EP | MOVW A,ext | MOVW A,dir | MOVW A,@IX +d | MOVW A,@EP | INC R0 | INC R1 | INC R2 | INC R3 | INC R4 | INC R5 | INC R6 | INC R7 |
| В | BBC dir: 0,rel | BBC dir: 1,rel | BBC dir: 2,rel | BBC dir: 3,rel | BBC dir: 4,rel | BBC dir: 5,rel | BBC dir: 6,rel | BBC dir: 7,rel | BBS dir: 0,rel | BBS dir: 1,rel | BBS dir: 2,rel | BBS dir: 3,rel | BBS dir: 4,rel | BBS dir: 5,rel | BBS dir: 6,rel | BBS dir: 7,rel |
| A | CLRB dir: 0 | CLRB dir: 1 | CLRB dir: 2 | CLRB dir: 3 | CLRB dir: 4 | CLRB dir: 5 | CLRB dir: 6 | CLRB dir: 7 | SETB dir: 0 | SETB dir: 1 | SETB dir: 2 | SETB dir: 3 | SETB dir: 4 | SETB dir: 5 | SETB dir: 6 | SETB dir: 7 |
| 6 | SETI | SETC | MOV A,@A | MOVW A,@A | DAS | CMP dir,#d8 | CMP @IX+d#d8 | CMP @EP;#d8 | CMP R0,#d8 | CMP R1,#d8 | CMP R2,#d8 | CMP R3,#d8 | CMP R4,#d8 | CMP R5,#d8 | CMP R6,#d8 | CMP R7,#d8 |
| 8 | CLRI | CLRC | MOV @A,T | MOVW @A,T | DAA | MOV dir,#d8 | MOV @IX +d,#d8 | MOV @EP;#d8 | MOV R0,#d8 | MOV R1,#d8 | MOV R2,#d8 | MOV R3,#d8 | MOV R4,#d8 | MOV R5,#d8 | MOV R6,#d8 | MOV R7,#d8 |
| 7 | MOVW A,PS | MOVW PS,A | OR A | orw A | OR A,#d8 | OR A,dir | OR A,@IX +d | OR A,@EP | OR A,R0 | OR A,R1 | OR A,R2 | OR A,R3 | OR A,R4 | OR A,R5 | OR A,R6 | OR A,R7 |
| 9 | MOV A,ext | MOV ext,A | AND A | ANDW A | AND A,#d8 | AND A,dir | AND A,@IX +d | AND A,@EP | AND A,R0 | AND A,R1 | AND A,R2 | AND A,R3 | AND A,R4 | AND A,R5 | AND A,R6 | AND A,R7 |
| 5 | Y MdOd | POPW IX | XOR A | XORW A | XOR A,#d8 | XOR A,dir | XOR A@,IX +d | XOR A,@EP | XOR A,R0 | XOR A,R1 | XOR A,R2 | XOR A,R3 | XOR A,R4 | XOR A,R5 | XOR A,R6 | XOR A,R7 |
| 4 | Y MHSNJ | PUSHW XI | XCH A, T | XCHW A, T | | MOV dir,A | MOV @IX +d,A | MOV @EP,A | MOV R0,A | MOV R1,A | MOV R2,A | MOV R3,A | MOV R4,A | MOV R5,A | MOV R6,A | MOV R7,A |
| 3 | RETI | CALL addr16 | SUBC | SUBCW XCHW A, A, | SUBC A,#d8 | SUBC A,dir | SUBC A,@IX +d | SUBC A,@EP | SUBC A,R0 | SUBC A,R1 | SUBC A,R2 | SUBC A,R3 | SUBC A,R4 | SUBC A,R5 | SUBC A,R6 | SUBC A,R7 |
| 2 | RET | JMP addr16 | ADDC A | ADDCW A | ADDC A,#d8 | ADDC A,dir | ADDC A,@IX +d | ADDC A,@EP | ADDC A,R0 | ADDC A,R1 | ADDC A,R2 | ADDC A,R3 | ADDC A,R4 | ADDC A,R5 | ADDC A,R6 | ADDC A,R7 |
| 1 | SWAP | DIVU A | CMP A | CMPW A | CMP A,#d8 | CMP A,dir | CMP A,@IX +d | CMP A,@EP | CMP A,R0 | CMP A,R1 | CMP A,R2 | CMP A,R3 | CMP A,R4 | CMP A,R5 | CMP A,R6 | CMP A,R7 |
| 0 | NOP | MULU A | ROLC A | RORC A | MOV A,#d8 | MOV A,dir | MOV A,@IX +d | MOV A,@EP | MOV A,R0 | MOV A,R1 | MOV A,R2 | MOV A,R3 | MOV A,R4 | MOV A,R5 | MOV A,R6 | MOV A,R7 |
| ГH | 0 | - | 2 | 3 | 4 | 5 | 9 | 7 | 8 | 6 | A | В | ပ | D | ш | ш |

■ MASK OPTIONS

| No. | Part number | MB89151/1A, 2/2A, 3/3A, 4/4A, 5/5A | MB89P155 | MB89PV150 | |
|-----|--|--|---|---|--|
| NO. | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible | |
| 1 | Pull-up resistors P00 to P07, P10 to P17 | Selectable per pin | Can be set per pin | | |
| 2 | Pull-up resistors P40 to P47, P50 to P57 | Selectable per pin (Only when segment output is not selected.) | Fixed to without a pull-up resistor | Fixed to without a pull-up resistor | |
| 3 | Pull-up resistors P20 to P27 | Selectable by pin | Fixed to without a pull-up resistor | | |
| 4 | Power-on reset With power-on reset Without power-on reset | Selectable | Selectable | Fixed to with power-on reset | |
| 5 | Selection of oscillation stabilization time The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right. | Selectable WTM1 WTM0 0 0: 2 ² /Fсн 0 1: 2 ¹² /Fсн 1 0: 2 ¹⁶ /Fсн 1 1: 2 ¹⁸ /Fсн | Selectable WTM1WTM0 0 0: 2 ² /Fсн 0 1: 2 ¹² /Fсн 1 0: 2 ¹⁶ /Fсн 1 1: 2 ¹⁸ /Fсн | Fixed to oscillation stabilization time of 2 ¹⁶ /F _{CH} | |
| 6 | Main clock oscillation type Crystal or ceramic resonator CR | Selectable | Fixed to crystal or ceramic only | Fixed to crystal or ceramic | |
| 7 | Reset pin output With reset output Without reset output | Selectable | Selectable | Fixed to with reset output | |
| 8 | Clock mode selection Dual-clock mode Single-clock mode | Selectable | Selectable | Fixed to dual-clock mode | |
| 9 | Segment output selection 36: No ports selection 32: Selection of P57 to P54 28: Selection of P57 to P50 24: Selection of P57 to P50, and P47 to P44. 20: Selection of P57 to P50, and P47 to P40. | Selectable Selection of the number of segments. | -101/201: 36 segments -102/202: 32 segments -103/203: 28 segments -104/204: 24 segments -105/205: 20 segments | -101: 36 segments -102: 32 segments -103: 28 segments -104: 24 segments -105: 20 segments | |
| 10 | Selection of a built-in booster | Without booster: MB89151/2/3/4/5 With booster: MB89151A/2A/3A/4A/5A | Without booster: -101 to 105 With booster: -201 to 205 | Fixed to without booster (-100 to 105 only) | |

• Versions


| Version | | | Features | |
|--|--|----------------------|----------------------------|---------|
| Mass production | One-time PROM | Piggyback/evaluation | Number of | Booster |
| product | product | product | segment pins | |
| MB8915151A 152A 153A 154A 155A | MB89P155-201 -202 -203 -204 -205 | | 36 32 28 24 20 | Yes |
| MB8915151 | MB89P155-101 | MB89PV150-101 | 36 | No |
| 152 | -102 | -102 | 32 | |
| 153 | -103 | -103 | 28 | |
| 154 | -104 | -104 | 24 | |
| 155 | -105 | -105 | 20 | |


■ ORDERING INFORMATION


| Part number | Package | Remarks |
|--|--------------------|-----------------|
| MB89151PF MB89152PF MB89153PF MB89155PF MB89155PF-101 MB89P155PF-102 MB89P155PF-103 MB89P155PF-104 MB89P155PF-105 | 80-pin Plastic QFP | Without booster |
| MB89151APF MB89152APF MB89153APF MB89154APF MB89155APF MB89P155PF-201 MB89P155PF-202 MB89P155PF-203 MB89P155PF-204 MB89P155PF-205 | (FPT-80P-M06) | With booster |


| Part number | Package | Remarks |
|--|--------------------------------------|-----------------|
| MB89151PFM MB89152PFM MB89153PFM MB89154PFM MB89155PFM MB89P155PFM-101 MB89P155PFM-102 MB89P155PFM-103 MB89P155PFM-104 MB89P155PFM-105 | 80-pin Plastic LQFP | Without booster |
| MB89151APFM MB89152APFM MB89153APFM MB89155APFM MB89155APFM MB89P155PFM-201 MB89P155PFM-202 MB89P155PFM-203 MB89P155PFM-204 MB89P155PFM-205 | (FPT-80P-M11) | With booster |
| MB89151PFV MB89152PFV MB89153PFV MB89154PFV MB89155PFV MB89P155PFV-101 MB89P155PFV-102 MB89P155PFV-103 MB89P155PFV-104 MB89P155PFV-105 | 80-pin Plastic LQFP | Without booster |
| MB89151APFV MB89152APFV MB89153APFV MB89155APFV MB89155APFV MB89P155PFV-201 MB89P155PFV-202 MB89P155PFV-203 MB89P155PFV-204 MB89P155PFV-205 | (FPT-80P-M05) | With booster |
| MB89PV150CF-101 MB89PV150CF-102 MB89PV150CF-103 MB89PV150CF-104 MB89PV150CF-105 | 80-pin Ceramic MQFP (MQP-80C-P01) | Without booster |

■ PACKAGE DIMENSIONS









FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9804 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.