# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89140 Series

## MB89145/146 and MB89P147/PV140

#### **■ DESCRIPTION**

The MB89140 series is a line of single-chip microcontrollers that use the F<sup>2</sup>MC\*-8L CPU core which can operate at low voltage but at high speed. The MB89140 series contains a variety of peripheral functions, such as timers, a serial interface, an A/D converter, and an external interrupt. The MB89140 series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.

\*: F2MC stands for FUJITSU Flexible Microcontroller.

#### **■ FEATURES**


- Minimum execution time: 0.5 μs/8-MHz oscillation
- F2MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

(Continued)

#### ■ PACKAGE



#### (Continued)

- Low-voltage operation (when an A/D converter is not used)
- Low current consumption (compatible with dual-clock system)
- · High-voltage ports on chip
- Five types of timers

8-bit PWM timer (also usable as a reload timer)

12-bit MPG timer (also usable as a PPG output, PWM output, and reload timer)

8/16-bit timer (also usable as two 8-bit timers)

21-bit time-base timer

One serial interface

Swichable transfer direction allows communication with various equipment.

 10-bit A/D converter: 12 channels Successive approximation type

• External interrupt: 2 channels

Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge, falling edge/both edges selectability)

-0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)

• Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

Subclock mode

Watch mode

· Reset output and power-on reset selectability

### **■ PRODUCT LINEUP**

Part number	MB89145	MR	89146	MB89P147	MB89PV140	
Parameter	MB00140		00140	11112001 1-11	1112001 1140	
Classification	Mass produc (mask ROM			One-time PROM/ EPROM product	Piggyback/ evaluation product (for evaluation and development)	
ROM size	16 K $\times$ 8 bits (internal mask ROM)		×8 bits al mask )	32 K × 8 bits (internal PROM)	32 K × 8 bits (external ROM)	
RAM size	512 × 8 bits	768	× 8 bits	1 K ×	8 bits	
CPU functions	Interrupt processing time: 4.5 µs/8 M				32.5 μs/32.768 kHz	
Ports	Buzzer output (P-ch open-drain, high-voltage): 1 (heavy of the distribution of the dis					
Clock timer	21 bits	×1 (in ma	in clock mod	e), 15 bits × 1 (at 32.76	8 kHz)	
8-bit PWM timer (timer 1)	8-bit timer operation (toggled output capable, operating clock: 1, 2, 8, 16 system clock cycles) 8-bit resolution PWM operation (conversion cycle: 128 μs to 2.0 ms at 8.0-MHz oscillation, and highest gear speed)					
12-bit MPG (timer 4)	12-bit resolution PWM operation (maximum conversion cycle of 2048.4 μs to 16.4 ms at 8.0 MHz-oscillation, and highest gear speed) 12-bit resolution reload timer operation (toggled output capable) 12-bit resolution PPG operation (minimum resolution of 0.5 μs at 8.0-MHz oscillation, and highest gear speed)				ear speed) capable)	
8/16-bit timer counter (timer 2, 3)				elock, internal clock, extended a clock, extended a clock, internal clock, extended a clock, extended		

### (Continued)

Part number Parameter	MB89145	MB89146	MB89P147	MB89PV140			
8-bit serial I/O	(one external sh	LSB first/MSB i	oits first selectability rom four transfer clocks shift clocks: 4, 8, 16 syst				
10-bit A/D converter		10-bit resolution × 12 channels A/D conversion mode (conversion time of 16.5 μs/8 MHz, and highest gear speed) Sense mode (conversion time of 9.0 μs/8 MHz, and highest gear speed) External activation capable					
External interrupt	2 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Built-in analog noise canceller Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)						
Standby mode	Sleep mode, stop mode, watch mode, and subclock mode						
Process	CMOS						
Operating voltage*	2.7 V to 6.0 V						
EPROM for use	MBM27C256A-20T MBM27C256A-20C						

<sup>\*:</sup> Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89145 MB89146 MB89P147	MB89PV140
DIP-64P-M01	0	×
DIP-64C-A06	×	×
FPT-64P-M06	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

○ : Available ×: Not available

Note: For more information about each package, see section "■ Package Dimensions."

#### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89P147, the program area starts from address 8007H but on the MB89PV140 starts from 8000H.
  - (On the MB89P147, addresses 8000<sub>H</sub> to 8006<sub>H</sub> comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV140, addresses 8000<sub>H</sub> to 8006<sub>H</sub> could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P147.)
- The stack area, etc., is set at the upper limit of the RAM.

#### 2. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "Electrical Characteristics.")

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "

Mask Options."


Take particular care on the following points:


- Options are fixed on the MB89PV140.
- On the MB89P147, MB89145, and MB89146, the pull-down resistor option can either be selected for all affected pins, or for no pin; it is not possible to specify the pull-down resistor option for individual pins.

#### 4. Subclock Oscillation Feedback Resistor

A built-in oscillation feedback resistor is provided for the subclock oscillator pin on the MB89PV140, but it is not provided for the MB89145, MB89146, MB89P147. Therefor these products should be connected to an external oscillation feedback resistor.

#### **■ PIN ASSIGNMENT**





#### • Pin assignment on package top (MB89PV140 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
65	N.C.	73	A2	81	N.C.	89	ŌĒ
66	A15/V <sub>PP</sub>	74	A1	82	04	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

### **■ PIN DESCRIPTION**

Pin no.			Oimavii.	
SDIP*1 MDIP*2	QFP*3 MQFP*4	Pin name	Circuit type	Function
30	23	X0	Α	Main clock crystal oscillator pins
31	24	X1		
29	22	MODA	С	Operating mode selection pin Connect directly to Vss in normal operation. This pin functions as the VPP pin in EPROM products.
28	21	RST	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source when the option is set. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.
54 to 61	47 to 54	P07/AN7 to P00/AN0	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serve as an analog input, analog input does not pass through the hysteresis input noise canceller.
46	39	P17/ADST	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as an A/D converter external activation.
47 to 49	40 to 42	P16 to P14	J	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller.
50 to 53	43 to 46	P13/ANB to P10/AN8	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serves as an analog input, analog input does not pass through the hysteresis input noise canceller.
34, 33	27, 26	P70/X0A, P71/X1A	B/K	General-purpose I/O ports with a built-in noise canceller (single-clock operation) Function as subclock crystal oscillator pins. (dual-clock operation)
35	28	P22	Е	General-purpose output port
27	20	P23/WDG	Е	General-purpose output port Also serves as a watchdog output.
36	29	P21/PWO0	E	General-purpose output port Also serves as the PWM output for the 8-bit PWM timer.
37	30	P20	E	General-purpose output port

\*1: DIP-64P-M01

<sup>\*2:</sup> MDP-64C-P02

<sup>\*3:</sup> FPT-64P-M06

<sup>\*4:</sup> MQP-64C-P01

Pin	no.	Din nome Circui		
SDIP*1 MDIP*2	QFP*3 MQFP*4	Pin name	type	Function
38	31	P37/DTTI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. When overcurrent is detected, the 12- bit MPG output can be inactivated by the external edge input.
39	32	P36/PWO1	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as a 12-bit MPG output.
40	33	P35/EC	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the external clock input for the 8/16-bit timer/counter.
41	34	P34/SI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data input for the 8-bit serial interface.
42	35	P33/SO	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data output for the 8-bit serial interface.
43	36	P32/SCK	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial transfer clock for the 8-bit serial interface.
44	37	P31/INT1	F	General-purpose I/O port The output is an N-ch open-drain type. The input is a hysteresis input type and with a built-in noise canceller. Also serves as an external interrupt. The interrupt input is also a hysteresis input type and with a built-in noise canceller.
45	38	P30/INT0/TRG	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serve as an external interrupt or as an MPG trigger input. The interrupt input is also a hysteresis input type and with a built-in noise canceller.
1	58	BZ	I	Buzzer output-only pin P-ch high-voltage open-drain output port
19 to 26, 11 to 18	12 to 19, 4 to 11	P47 to P40, P57 to P50	Н	Low-current P-ch high-voltage open-drain output ports Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.

\*1: DIP-64P-M01

\*2: MDP-64C-P02

\*3: FPT-64P-M06

\*4: MQP-64C-P01

Pin	no.		Oimanuit	
SDIP*1 MDIP*2	QFP*3 MQFP*4	Pin name	Circuit type	Function
2 to 9	59 to 64 1, 2	P67 to P60	Н	Heavy-current P-ch high-voltage open-drain output port Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.
10	3	VFDP	_	Voltage supply pin for connection to a pull-down resistor for ports 4, 5, and 6. In products without a built-in pull-down resistor and in the MB89PV140, this pin should be left open.
64	57	Vcc	_	Power supply pin
32	25	Vss	_	Power supply (GND) pin
63	56	AVcc	_	A/D converter power supply pin Use this pin at the same voltage as Vcc.
62	55	AVss	_	A/D converter power supply (GND) pin Use this pin at the same voltage as Vss.

<sup>\*1:</sup> DIP-64P-M01

<sup>\*2:</sup> MDP-64C-P02

<sup>\*3:</sup> FPT-64P-M06

<sup>\*4:</sup> MQP-64C-P01

### • External EPROM pins (MB89PV140 only)

Pin	no.					
SDIP*3 MDIP*4	QFP*1 MQFP*2	Pin name	I/O	Function		
65	66	A15/V <sub>PP</sub>	0	"H" level output pin		
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins		
75 76 77	77 78 79	O1 O2 O3	I	Data input pins		
78	80	Vss	О	Power supply (GND) pin		
79 80 81 82 83	82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins		
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.		
85	88	A10	0	Address output pin		
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.		
87 88 89	91 92 93	A11 A9 A8	0	Address output pins		
90	94	A13				
91	95	A14				
92	96	Vcc	0	EPROM power supply pin		
_	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.		


<sup>\*1:</sup> DIP-64P-M01


<sup>\*2:</sup> MDP-64C-P02

<sup>\*3:</sup> FPT-64P-M06

<sup>\*4:</sup> MQP-64C-P01

#### **■ I/O CIRCUIT TYPE**





#### **■ HANDLING DEVICES**

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss. (However, up to 7.0 V can be applied to P31/INT pin, regardless of Vcc)

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

#### ■ PROGRAMMING TO THE EPROM ON THE MB89P147


The MB89P147 is an OTPROM version of the MB89140 series.

#### 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode, the MB89P147 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 32 Kbytes (8007<sub>H</sub> to FFFF<sub>H</sub>) the PROM can be programmed as follows:


#### Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses 8007<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 0007<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode).

  Load option data into addresses 0000<sub>H</sub> to 0006<sub>H</sub> of the EPROM programmer. (For information about each corresponding option, see "5. Setting OTPROM Options." in section "■ Programming to the EPROM with Piggyback/evaluation Device")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



#### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### 6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
DIP-64P-M01	ROM-64SD-28DP-8L4
FPT-64P-M06	ROM-64QF-28DP-8L4

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

#### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

#### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

#### 3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



#### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub>.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

### 5. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

#### • OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8000н (0000н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Reserved (Write 1 bit to this bit.)	Reserved (Write 1 bit to this bit.)
8001н (0001н)	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8002н (0002н)	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
8003н (0003н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			
8004н (0004н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy  Readable and writable			
8005н (0005н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			
8006н (0006н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable			


Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

• The parenthesized addresses are the corresponding addresses on the EPROM programmer.


#### **■ BLOCK DIAGRAM**



#### **■ CPU CORE**

#### 1. Memory Space

The microcontrollers of the MB89140 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89140 series is structured as illustrated below.



<sup>\*:</sup> Since addresses 8000H to 8005H for the MB89P147 comprise an option area, do not use this area for the MB89PV140.

#### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	<b>†</b>
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used in the MB89140 series. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBCR	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	BUZR	Buzzer register
0Fн	(R/W)	EIC	External interrupt control register
10н	(R/W)	PDR4	Port 4 data register
11н	(R/W)	PDR5	Port 5 data register
12н	(R/W)	PDR6	Port 6 data register
13н	(R)	PDR7	Port 7 data register
14н			Vacancy
15н			Vacancy
16н	(W)	COMR	8-bit PWM timer compare register
17н	(R/W)	CNTR	8-bit PWM timer control register
18н	(R/W)	T3CR	Timer 3 control register
19н	(R/W)	T2CR	Timer 2 control register
1Ан	(R/W)	T3DR	Timer 3 data register
1Вн	(R/W)	T2DR	Timer 2 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен	(R/W)	ADC1	A/D converter control register 1
1Fн	(R/W)	ADC2	A/D converter control register 2

### (Continued)

Address	Read/write	Register name	Register description
20н	(R/W)	ADDH	A/D converter data register (H)
21н	(R/W)	ADDL	A/D converter data register (L)
22н	(W)	PCR0	Port input control register 0
23н	(W)	PCR1	Port input control register 1
24н	(R/W)	MCNT	MPG control register
25н	(R/W)	INTSTR	MPG interrupt status register
26н	(W)	CMCLBR (H)	MPG compare clear buffer register H
27н	(W)	CMCLBR (L)	MPG compare clear buffer register L
28н	(W)	OUTCBR (H)	MPG output buffer register H
29н	(W)	OUTCBR (L)	MPG output buffer register L
2Ан			Vacancy
2Вн			Vacancy
2Сн			Vacancy
2Dн			Vacancy
2Ен			Vacancy
2Fн			Vacancy
30н to 77н			Vacancy
78н			Vacancy
79н			Vacancy
7Ан			Vacancy
7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7Fн			Vacancy

Note: Do not use vacancies.

#### **■ ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Donomotor	Console al	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 7.0	V	*2
I/O voltage	V <sub>IO1</sub>	Vss - 0.3	Vcc + 0.3	V	Except P31
1/O voltage	V <sub>IO2</sub>	Vss - 0.3	7	V	P31
"H" level total average output current	ΣІон	_	-120	mA	Average value (operating current × operating rate)
(4.11)		_	-12	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37
"H" level maximum output current	Іон	_	-20	mA	P40 to P47, P50 to P57
		_	-36	mA	P60 to P67, BZ
		_	-6	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37 Average value (operating current × operating rate) <sup>11</sup>
"H" level average output current	Іонач	_	-10	mA	P40 to P47, P50 to P57 Average value (operating current × operating rate) <sup>11</sup>
		_	-18	mA	P60 to P67, BZ Average value (operating current × operating rate) 1
"L" level total average output current	$\Sigma$ lolav	_	150	mA	Average value (operating current × operating rate)*1
"L" level maximum output current	loL	_	12	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37
"L" level average output current	lolav	_	6	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37 Average value (operating current × operating rate)*1
Power consumption	PD	_	500	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	<b>-</b> 55	+150	°C	

<sup>\*1:</sup> The total average output current is defined as the average current that flows through all of the relevant pins in a 100 ms period. The output peak current is defined as the peak value of any one of the relevant pins. The average output current is defined as the average current that flows through any one of the relevant pins in a 100 ms period.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>\*2:</sup> Use AVcc and Vcc set at the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
raiailletei	Syllibol	Min.			Kemarks
		2.7*	6.0*	V	Normal operation assurance range*
Power supply voltage	Vcc AVcc	2.2	6.0	٧	In watch mode or subclock operation (Only for the MB89P147, the minimum value is 2.7 V.)
		1.5	6.0	V	Retains the RAM state in stop mode
	VFDP	Vcc - 40	Vcc + 0.3	V	
Operating temperature	TA	-40	+85	°C	

<sup>\*:</sup> These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F<sub>CH</sub>. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

### 3. DC Characteristics

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

<b>.</b>		<b>.</b>	,		Value	V 33 — <b>0.0</b>		-40°C to +85°C)
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA		0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input
"L" level input voltage	VILS	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
"H" level output	Vон1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	Iон = −2.0 mA	2.4	_	_	V	
voltage	V <sub>OH2</sub>	P40 to P47, P50 to P57	Iон = −10 mA	3.0	_	_	V	
	Vонз	P60 to P67, BZ	$I_{OH} = -18 \text{ mA}$	3.0	_	_	V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	IoL = 1.8 mA	_	_	0.4	V	
	V <sub>OL2</sub>	RST	IoL = 4.0 mA			0.6	V	
Input leakage current	lu1	P00 to P07, P10 to P17, P30 to P37, P70, P71, MODA	0.45 V < V <sub>I</sub> < V <sub>CC</sub>	_	_	±5	μА	Without pull-up resistor for P14 to P17 and P32 to P37
	ILI2	P14 to P17, P32 to P37	Vı = 0.0 V	-200	-100	-50	μΑ	With pull-up resistor
Output leakage	ILO1	P40 to P47, P50 to P57	V <sub>I</sub> = VFDP = Vcc - 40 V	_	_	-10	μΑ	
current	I <sub>LO2</sub>	P60 to P67, BZ	V <sub>I</sub> = VFDP = Vcc - 40 V	_	_	-20	μΑ	
Pull-up resistance	Rpulu	RST P14 to P17, P32 to P37	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor
Pull-down resistance	Rpuld	P40 to P47, P50 to P57, P60 to P67	Vон = 5.0 V	50	100	150	kΩ	With pull-down resistor optional

(Continued)

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Damamatan		Pin				Value			Para artico
Parameter	Symbol	Pin		Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		Fch = 8 MHz Vcc = 5.0 V $t_{inst}^2 = 0.5 \mu s$ Output open		_	9	15	mA	
				= 8 MHz	_	1.5	2	mA	
	Icc2		tinst*2	= 3.2 V = 8.0 μs put open	_	2.5	5.0	mA	MB89P147
	Iccs <sub>1</sub>		Sleep mode	$F_{CH} = 8 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 0.5  \mu\text{s}$	_	3	7	mA	
Power supply current <sup>-1</sup> IccL	Vcc	Sleep	$F_{CH} = 8 \text{ MHz}$ $V_{CC} = 3.2 \text{ V}$ $t_{inst}^{*2} = 8.0  \mu\text{s}$	_	1	1.5	mA		
		Subclock mode		_	50	150	μΑ		
	ICCL			= 32.768 kHz = 3.0 V	_	1	3	mA	MB89P147
	Iccls		Subclock sleep mode FcL = 32.768 kHz Vcc = 3.0 V		_	25	50	μА	
	Ісст		F <sub>CL</sub>	ch mode = 32.768 kHz = 3.0 V	_	3	15	μА	
	Іссн			mode +25°C	_	_	10	μА	
	IA	AVcc	whe	= 8 MHz, n A/D conversion ctivated	_	1.5	4	mA	
	Іан	AVCC	whe	+25°C, n A/D conversion opped	_	1	5	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1	l MHz	_	10	_	pF	

<sup>\*1:</sup> The power supply current is measured at the external clock.

Note: FcH indicates the main clock oscillation frequency. When FcH = 8 MHz, the 4/FcH execution time is  $0.5 \,\mu$ s, and the 64/FcH execution time is  $8 \,\mu$ s.

<sup>\*2:</sup> For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


#### 4. AC Characteristics

#### (1) Reset Timing

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition		Value	Unit	Remarks	
Parameter	Syllibol	Condition	Min.	Тур.	Max.	Oilit	Remarks
RST "L" pulse width	<b>t</b> zlzh		16 <b>t</b> xcyL	_	_	ns	
RST noise limit width	tzlnc		30	50	80	ns	

Note:  $T_{XCYL}$  is the oscillation cycle (1/FcH) to input to the X0 pin.




#### (2) Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
rarameter	Syllibol	Condition	Min.	Max.	Ollic	Nemarks	
Power supply rising time	t⊓		_	50	ms	Power-on reset function only	
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time.


If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




### (3) Clock Timing


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 


Parameter	Symbol	Din	Pin Condition		Value		Unit	Remarks	
Parameter	Syllibol	FIII	Condition	Min.	Тур.	Max.	Unit	Remarks	
Clock frequency	Fсн	X0, X1		2	_	8	MHz		
Clock frequency	FcL	X0A, X1A		_	32.768	_	kHz		
Clock evels time	txcyL	X0, X1		125	_	500	ns		
Clock cycle time	<b>t</b> LXCYL	X0A, X1A		_	30.5	_	μs		
Input clock pulse width	Pwh PwL	X0	_	30	_	_	ns	External clock	
Input clock pulse width	Pwhl Pwll	X0A		_	15.2	_	μs	External clock	
Input clock rising/falling time	tcr tcr	X0, X0A		_	_	10	ns	External clock	






#### **Main Clock Conditions**






#### X0A and X1A Timing and Conditions




#### **Subclock Conditions**

MB89PV140

When a crystal or ceramic resonator is used




When an external clock is used




Mask ROM products and MB89P147

When a crystal or ceramic resonator is used



When an external clock is used



Note: The subclock oscillator feedback resistor is connected externally in dual-clock mask ROM products and in the MB89P147. (The subclock oscillator feedback resistor is connected internally in the MB89PV140-102.)

#### (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b>	4/Гсн, 8/Гсн, 16/Гсн, 64/Гсн	μs	(4/FcH) $t_{inst} = 0.5 \ \mu s$ when operating at FcH = 8 MHz
	Linst	2/FcL	μs	t <sub>inst</sub> = 61.036 μs when operating at FcL = 32.768 kHz

#### (5) Serial I/O Timing

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Parameter	Syllibol	FIII	Condition	Min.	Max.	Offic	INCIIIAINS
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI → SCK ↑	<b>t</b> ıvsH	SI, SCK		1/2 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	<b>t</b> shix	SCK, SI	-	1/2 tinst*	_	μs	
Serial clock "H" pulse width	<b>t</b> sHSL	SCK		1 tinst*	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK		1 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI → SCK ↑	tıvsн	SI, SCK		1/2 tinst*	_	μs	
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> sнıx	SCK, SI		1/2 tinst*		μs	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."



### (6) Peripheral Input Timing

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 


Dozomotor	Symbol	Pin	Condition	Value		Unit	Remarks
Parameter	Parameter Symbol		Condition	Min.	Max.		
Peripheral input "H" pulse width 1	tıшнı	TRG, DTTI ADST, EC INT0 to INT1	_	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	TRG, DTTI ADST, EC INT0 to INT1	_	2 tinst*	_	μs	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle."

#### (7) Peripheral Input Noise Limit Width

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Value			Unit	Remarks	
			Min.	Тур.	Max.	Oilit	iveillai ka	
Peripheral input "H" level noise limit width 1	<b>t</b> IHNC1	All inputs except INT1 and INT0	7	15	30	ns	MB89P147/PV140	
			15	30	60	ns	Except MB89P147/PV140	
Peripheral input "L" level noise limit width 1	tilnc1	All inputs except INT1 and INT0	7	15	30	ns	MB89P147/PV140	
			15	30	60	ns	Except MB89P147/PV140	
Interrupt "H" level noise limit width 2	tihnc2	INT1, INTO	30	50	100	ns	MB89P147/PV140	
			50	100	250	ns	Except MB89P147/PV140	
Interrupt "L" level noise limit width 2	tilNC2	INT1, INTO	30	50	100	ns	MB89P147/PV140	
			50	100	250	ns	Except MB89P147/PV140	



#### 5. A/D Converter Electrical Characteristics


 $(AVcc = Vcc = 5.0 V+10\%, Fch = 8 MHz, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)$ 

Parameter	Symbol	Pin	Condition	Value				Remarks
				Min.	Тур.	Max.	Unit	Remarks
Resolution			_	_	_	10	bit	
Total error				_	_	±3.0	LSB	
Linearity error	_		AVcc = Vcc = 5.0 V	_	_	±2.0	LSB	
Differential linearity error				_	_	±1.5	LSB	
Zero transition voltage	Vот	AN0 to ANB	_	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	V <sub>FST</sub>	AN0 to ANB	_	AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	mV	
Interchannel disparity		_	_	_	_	4	LSB	
A/D mode conversion time	<u> </u>		At 8-MHz oscillation	33	_	_	tinst*	
Analog port input current	IAIN	AN0 to ANB	AVcc = Vcc = 5.0 V	_	_	10	μΑ	
Analog input voltage	_	AN0 to ANB	_	0.0		AVcc	V	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

Notes: • The smaller AVcc, the greater the error would become relatively.

• The output impedance of the external circuit connected to an analog input block should be no more than several kΩ. If the output impedance is too high, the analog voltage sampling time might be insufficient.



### (1) A/D Glossary

- Resolution
  - Analog changes that are identifiable with the A/D converter
- Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics


· Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value


Total error

The difference between theoretical and actual values

This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error and noise.




#### (Continued)




#### **■ EXAMPLE CHARACTERISTICS**


#### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage



#### (3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




### (4) Power Supply Current (External Clock)




(Continued)

#### (Continued)



#### (5) Pull-up Resistance



### **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

#### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

#### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F  $\leftarrow$  This indicates 48, 49, ... 4F.

 Table 2
 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	( (EP) ) ← (A)	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
		_	$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	АН	dH	++	E4
MOVW A, dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
WOVV A, SIX TOIL		_	$(AL) \leftarrow (IX) + off,$ $(AL) \leftarrow (IX) + off + 1)$	/\L	/ (1)	uii		00
MOVW A,ext	5	3	$(AL) \leftarrow ((IX) \mid OII \mid 1)$ $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	АН	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (CAL), (AL) \leftarrow (CAL) + 1$ $(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A, @ A	4	1	$(AH) \leftarrow ((BP)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	C7
MOVW A, @ LI	2	1	$(A) \leftarrow (EP)$	_	_	dH		F3
MOVW A,LI	3	3	(EP) ← d16	_	_	—		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_		_		E2
MOVW IX,A	2	1	$(IX) \leftarrow (IX)$ $(A) \leftarrow (IX)$	_	_	dH		F2
MOVW A,IX	2	1	(SP) ← (A)			ui i		E1
MOVW A,SP	2	1		_	_	dH		F1
MOV @ A, T	3	1	(A) ← (SP) ((A)) ← (T)	_	_	u -		82
MOV @A, T	4	1		_	_	_		83
MOVW WA, 1 MOVW IX,#d16	3	3	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		E6
	2	1	$(IX) \leftarrow d16$	_	_	dH		70
MOVW A,PS MOVW PS,A		1	$(A) \leftarrow (PS)$	_	_	_		
*	2		(PS) ← (A)	_	_	_	++++	71 55
MOVW SP,#d16		3	(SP) ← d16	_	_			E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	$(dir): b \leftarrow 1$	_	_	-		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	-		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL				42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

Notes: • During byte transfer to A, T  $\leftarrow$  A is restricted to low bytes.

<sup>•</sup> Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F2MC-8 family)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_		++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_		++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_			C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) − 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	-11.1		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	ال –	-	dH		01
DIVU A ANDW A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00 dH	++R-	11
ORW A	3	1	$(A) \leftarrow (A) \wedge (T)$	-	_		++R- ++R-	63
XORW A	3	1	$(A) \leftarrow (A) \vee (T)$	_	_	dH	++R- ++R-	73 52
CMP A	2	1	$(A) \leftarrow (A) \ \forall \ (T)$	-	_	dH	++K-	53 12
CMPW A	3	1	(TL) – (AL)	_	_	_	++++	13
RORC A	2	1	(T) – (A)	_	_	_		03
RORC A		'	$\rightarrow C \rightarrow A$	_	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \ \forall \ d8$	_	_	_	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	-	_	_	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \ \forall \ (\ (EP) \ )$	-	_	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (\ (IX) + off)$	-	_	_	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \ \forall \ (Ri)$	_	_	_	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	_	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	_	_	_	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	_	_	+ + R –	65

### (Continued)

Mnemonic	ì	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	-	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R -	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R -	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (EP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	ı	ı	1		D1

### Table 4 Branch Instructions (17 instructions)

Mnemonic	ł	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

### Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

### **■ INSTRUCTION MAP**


### **■ MASK OPTIONS**


No.	Part number Parameter	MB89PV140 -101	MB89PV140 -102	MB89145V1 MB89146V1	MB89145V2 MB89146V2	MB89P147V1	MB89P147V2	
1	Power-on reset  With power-on reset  Without power-on reset	Fixed to with po	wer-on reset	Specify when ordering masking		Set with EPROM programmer		
2	Reset pin output With reset output Without reset output	Fixed to with po	wer-on reset	Specify when ordering masking		Set with EPROM programmer		
3	Clock mode selection Single-clock mode Dual-clock mode	Single clock	Dual clock	Specify when ordering masking		Set with EPROM programmer		
4	Pull-up resistors P14 to P17 P32 to P37	Fixed to without	pull-up resistor	Specify when ordering masking (specify by pin)		. , , , , , , , , , , , , , , , , , , ,		
5	Pull-down resistors P47 to P40 P57 to P50 P67 to P60	Fixed to without	pull-up resistor	Without pull- down resistor	All pins with pull-down resistor	Without pull- down resistor	All pins with pull-down resistor	


### ■ ORDERING INFORMATION


Part number	Package	Remarks
MB89145V1P-SH MB89145V2P-SH MB89146V1P-SH MB89146V2P-SH MB89P147V1P-SH MB89P147V2P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89145V1PF MB89145V2PF MB89146V1PF MB89146V2PF MB89P147V1PF MB89P147V2PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89PV140C-101-ES-SH MB89PV140C-102-ES-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV140CF-101-ES MB89PV140CF-102-ES	64-pin Ceramic MQFP (MQP-64C-P01)	

#### **■ PACKAGE DIMENSIONS**









## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag German

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554

Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

#### F9603

© FUJITSU LIMITED Printed in Japan