

MEMORY Mobile FCRAM™

CMOS

16M Bit (1M word x 16 bit)

Mobile Phone Application Specific Memory

MB82D01161-85/-85L/-90/90L

CMOS 1,048,576-WORD x 16 BIT
Fast Cycle Random Access Memory
with Low Power SRAM Interface

DESCRIPTION

The Fujitsu MB82D01161 is a CMOS Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. This MB82D01161 is suited for low power applications such as Cellular Handset and PDA.


FEATURES

- Asynchronous SRAM Interface
- 1M word x16bit Organization
- Fast Random Cycle Time:
 $t_{RC} = 90\text{ns}$
- Fast Random Access Time
 $t_{AA} = t_{CE} = 85\text{ns}$ (-85), 90ns (-90)
- Low Power Consumption:
 $I_{DDS1} = 200\mu\text{A}$, $100\mu\text{A}$ (L version)
- Wide Operating Conditions:
 $V_{DD} = +2.3\text{V to } +2.7\text{V}$
 $+2.7\text{V to } +3.1\text{V}$
 $+3.1\text{V to } +3.5\text{V}$
 $T_A = -30^\circ\text{C to } +85^\circ\text{C}$
- Byte Write Control
- Power Down Control by CE2

PRODUCT LINE

	MB82D01161			
	85	85L	90	90L
Access Time (t _{AA} Max. & t _{CE} Max.)	85ns		90ns	
Active Current (I _{DDA1} Max.)	20mA			
Stabdbby Current (I _{DDS1} Max.)	200μA	100μA	200μA	100μA
Power Down Current (I _{DDP} Max.)	10μA			


PACKAGE



Notice: FCRAM is a trademark of Fujitsu Limited, Japan.

MB82D01161 -85/-85L/-90/-90L (AE5.0E)


PIN ASSIGNMENT



PIN DESCRIPTION

Pin Name	Description
A ₀ to A ₁₉	Address Input
$\overline{CE1}$	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
\overline{WE}	Write Enable (Low Active)
\overline{OE}	Output Enable (Low Active)
\overline{LB}	Lower Byte Write Control (Low Active)
\overline{UB}	Upper Byte Write Control (Low Active)
DQ ₁₋₈	Lower Byte Data Input/Output
DQ ₉₋₁₆	Upper Byte Data Input/Output
V _{DD}	Power Supply
V _{SS}	Ground
NC	No Connection

■ BLOCK DIAGRAM



MB82D01161 -85/-85L/-90/-90L (AE5.0E)

■ FUNCTION TRUTH TABLE *1

Mode	$\overline{\text{CE1}}$	CE2	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{LB}}$	$\overline{\text{UB}}$	DQ1-8	DQ9-16	I _{DD}	Data Retention
Power Down	L	L	X	X	X	X	High-Z	High-Z	I _{DDP}	No
Standby (Deselect)	H		X	X	X	X	High-Z	High-Z	I _{DDs}	
Output Disable *2	L	H	H	H	X	X	High-Z	High-Z	I _{DDA}	Yes
Read *3				L	X	X	Output Valid	Output Valid		
Write			L	H	L	L	Input Valid	Input Valid		
Write (Upper Byte)					L	H	Input Valid	Invalid		
Write (Lower Byte)					H	L	Invalid	Input Valid		

*1: L = VIL, H = VIH, X can be either VIL or VIH, High-Z = High Impedance

*2: Output Disable condition should not be kept longer than 1μs.

*3: Byte control at Read operation is not supported.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage of V_{DD} Supply Relative to V_{SS}	V_{DD}	-0.5 to +3.6	V
Voltage at Any Pin Relative to V_{SS}	V_{IN} , V_{OUT}	-0.5 to +3.6	V
Short Circuit Output Current	I_{OUT}	± 50	mA
Storage Temperature	T_{STG}	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Max.	Unit
Supply Voltage	*1	$V_{DD(31)}$	3.1	3.5	V
		$V_{DD(27)}$	2.7	3.1	V
		$V_{DD(23)}$	2.3	2.7	V
		V_{SS}	0	0	V
High Level Input Voltage	*1,*2	$V_{IH(31)}$	2.6	$V_{DD}+0.3$ and $\leq 3.6V$	V
		$V_{IH(27)}$	2.3	$V_{DD}+0.3$	V
		$V_{IH(23)}$	2.0	$V_{DD}+0.3$	V
Low Level Input Voltage	*1,*2	V_{IL}	-0.3	0.4	V
Ambient Temperature		T_A	-30	85	°C

Notes: *1: All voltages are referenced to V_{SS} .

*2: Minimum DC voltage on input or I/O pins are -0.3V. During voltage transitions, inputs may negative overshoot V_{SS} to -1.0V for periods of up to 5ns. Maximum DC voltage on input and I/O pins are $V_{DD}+0.3V$. During voltage transitions, outputs may positive overshoot to $V_{DD}+1.0V$ for periods of up to 5 ns.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PACKAGE PIN CAPACITANCE

Symbol	Description	Test Setup	Typ.	Max.	Unit
C_{IN1}	Address Input Capacitance	$V_{IN} = 0V$	—	5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	—	8	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0V$	—	5	pF

Note: Test conditions $T_A = 25^\circ C$, $f = 1.0\text{ MHz}$

MB82D01161 -85/-85L/-90/-90L (AE5.0E)

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics *1,*2,*3

Parameter	Symbol	Test Conditions		Min.	Max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = V_{SS} \text{ to } V_{DD}$		-1.0	+1.0	μA
Output Leakage Current	I_{LO}	$V_{OUT} = V_{SS} \text{ to } V_{DD}$, Output Disable		-1.0	+1.0	μA
Output High Voltage Level	V_{OH}	$I_{OH} = -0.5mA$		1.8	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 1mA$		—	0.4	V
V_{DD} Power Down Current	I_{DDP}	$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{DD} - 0.2V, \overline{CE1} = CE2 \leq 0.2V, I_{OUT}=0mA$		—	20	μA
		$V_{DD} = V_{DD(27, 23)} \text{ max.}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{DD} - 0.2V, \overline{CE1} = CE2 \leq 0.2V, I_{OUT}=0mA$		—	10	μA
V_{DD} Standby Current	L version	I_{DDS}	$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, CE2 = V_{IL} \text{ or } \overline{CE1} = CE2 = V_{IH}, I_{OUT}=0mA$	—	2.5	mA
				—	2.0	
	L version	I_{DDS}	$V_{DD} = V_{DD(27, 23)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, CE2 = V_{IL} \text{ or } \overline{CE1} = CE2 = V_{IH}, I_{OUT}=0mA$	—	2.0	mA
				—	1.5	
	L version	I_{DDS1}	$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{DD} - 0.2V, CE2 \leq 0.2V \text{ or } \overline{CE1} = CE2 \geq V_{DD} - 0.2V, I_{OUT}=0mA$	—	250	μA
				—	150	
	L version	I_{DDS1}	$V_{DD} = V_{DD(27, 23)} \text{ max.}, V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{DD} - 0.2V, CE2 \leq 0.2V \text{ or } \overline{CE1} = CE2 \geq V_{DD} - 0.2V, I_{OUT}=0mA$	—	200	μA
				—	100	
V_{DD} Active Current	I_{DDA1}	$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH}, I_{OUT}=0mA$	$t_{RC} / t_{WC} = \text{minimum}$	—	25	mA
	I_{DDA2}	$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH}, I_{OUT}=0mA$	$t_{RC} / t_{WC} = \text{maximum}$	—	4.0	mA
	I_{DDA1}	$V_{DD} = V_{DD(27, 23)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH}, I_{OUT}=0mA$	$t_{RC} / t_{WC} = \text{minimum}$	—	20	mA
	I_{DDA2}	$V_{DD} = V_{DD(27, 23)} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE1} = V_{IL} \text{ and } CE2 = V_{IH}, I_{OUT}=0mA$	$t_{RC} / t_{WC} = \text{maximum}$	—	3.0	mA

Notes: *1: All voltages are referenced to Vss.

*2: DC Characteristics are measured after following POWER-UP timing.

*3: I_{DDA} depends on the output load conditions.

2. AC Characteristics

(1) Read Operation

Parameter	Symbol	-85/-85L		-90/-90L		Unit	Notes
		Min.	Max.	Min.	Max.		
Read Cycle Time	t_{RC}	90	1000	90	1000	ns	*1
Address Setup Time at $\overline{CE1}$ High to Low Transition	t_{ASC}	-5	—	-5	—	ns	
Address Hold Time during $\overline{CE1}$ Low	t_{AHC}	90	—	90	—	ns	*2
Address Access Time	t_{AA}	—	85	—	90	ns	*3
Chip Enable Access Time	t_{CE}	—	85	—	90	ns	*3
Output Enable Access Time	t_{OE}	—	60	—	60	ns	*3
Output Data Hold Time	t_{OH}	5	—	5	—	ns	*3
$\overline{CE1}$ Low to Output Low-Z	t_{CLZ}	10	—	10	—	ns	*4
\overline{OE} Low to Output Low-Z	t_{OLZ}	0	—	0	—	ns	*4
$\overline{CE1}$ High to Output High-Z	t_{CHZ}	—	25	—	25	ns	*4
\overline{OE} High to Output High-Z	t_{OHZ}	—	15	—	15	ns	*4
$\overline{CE1}$ High Pulse Width	t_{CP}	10	—	10	—	ns	
$\overline{CE1}$ High to Address Hold Time	t_{CHAH}	-5	—	-5	—	ns	*5
Address Invalid Time during Read ($\overline{CE1}$ =Low)	t_{AX}	—	10	—	10	ns	

Notes: *1: Maximum value is a reference and is applied to Output Disable condition.

*2: t_{AHC} must be satisfied every address valid state after t_{AX} during $\overline{CE1}$ =Low.

*3: The output load is 30pF.

*4: The output load is 5pF.

*5: If actual address change before $\overline{CE1}$ High transition is earlier than t_{CHAH} (min), t_{CP} ($\overline{CE1}$ High period) should be kept at least t_{RC} (min) period.

MB82D01161 -85/-85L/-90/-90L (AE5.0E)

2. AC Characteristics (Continued)

(2) Write Operation

Parameter	Symbol	-85/-85L		-90/-90L		Unit	Notes
		Min.	Max.	Min.	Max.		
Write Cycle Time	t_{WC}	90	1000	90	1000	ns	*1
Address Setup Time	t_{AS}	0	—	0	—	ns	
Address Hold Time	t_{AH}	40	—	40	—	ns	
$\overline{CE1}$ Write Setup Time	t_{CS}	0	1000	0	1000	ns	*2
$\overline{CE1}$ Write Hold Time	t_{CH}	0	1000	0	1000	ns	*2
\overline{WE} , \overline{LB} , \overline{UB} Setup Time	t_{BS}	0	—	0	—	ns	
\overline{WE} , \overline{LB} , \overline{UB} Hold Time	t_{BH}	0	—	0	—	ns	
\overline{OE} Setup Time	t_{OES}	0	—	0	—	ns	
\overline{OE} Hold Time	t_{OEh}	15	—	15	—	ns	
\overline{OE} High to $\overline{CE1}$ Low Setup Time	t_{OHCL}	−5	—	−5	—	ns	*3
\overline{OE} High to Address Hold Time	t_{OHAH}	0	—	0	—	ns	*4
$\overline{CE1}$ Write Pulse Width	t_{CW}	60	—	60	—	ns	*5, *6
\overline{WE} Write Pulse Width	t_{WP}	60	—	60	—	ns	*5, *6
$\overline{CE1}$ Write Recovery Time	t_{WRC}	15	—	15	—	ns	*7
\overline{WE} Write Recovery Time	t_{WR}	15	1000	15	1000	ns	*2, *7
Data Setup Time	t_{DS}	20	—	20	—	ns	
Data Hold Time	t_{DH}	10	—	10	—	ns	
$\overline{CE1}$ Low to Output in Low-Z	t_{CLZ}	10	—	10	—	ns	*8
\overline{OE} Low to Output in Low-Z	t_{OLZ}	0	—	0	—	ns	*8

Notes: *1: Minimum value must be equal or greater than the sum of actual write pulse width (t_{CW} or t_{WP}) and write recovery time (t_{WRC} or t_{WR}).

Maximum value is a reference and applied to Output Disable condition.

*2: Maximum value is applied to Output Disable condition.

*3: t_{OHCL} (min) must be satisfied if read operation is not performed prior to write operation.
In case \overline{OE} is disabled after t_{OHCL} (min), \overline{WE} Low must be asserted after t_{RC} (min) from $\overline{CE1}$ Low.

*4: Applicable if $\overline{CE1}$ stays Low after read operation.

*5: t_{WHP} (max) must be satisfied for the high pulse noise.

*6: t_{CW} and t_{WP} are applied if write operation is initiated by $\overline{CE1}$ and \overline{WE} , respectively.

*7: t_{WRC} and t_{WR} are applied if write pulse is terminated by $\overline{CE1}$ and \overline{WE} , respectively.

*8: The output load is 5pF.

2. AC Characteristics (Continued)

(3) Power Down Parameter

Parameter	Symbol	Value		Unit	Note
		Min.	Max.		
CE2 Low Setup Time for Power Down Entry	t_{CSP}	100	—	ns	
$\overline{CE1}$ Low Pulse Width during Power Down mode	t_{CPP}	100	—	ns	
CE2 Low Hold Time after Power Down Exit (CE1 = High)	t_{C2LP}	350	—	μs	*1
$\overline{CE1}$ High Hold Time following CE2 High after Power Down Exit	t_{C1HP}	300	—	μs	*2

Notes: *1: Requires at least two dummy read cycles.

*2: Required when dummy read cycles are not performed.

(4) Other Timing Parameter

Parameter	Symbol	Value		Unit	Note
		Min.	Max.		
$\overline{CE1}$ High to \overline{OE} Invalid Time for Standby Entry	t_{CHOX}	10	—	ns	
$\overline{CE1}$ High to \overline{WE} Invalid Time for Standby Entry	t_{CHWX}	20	—	ns	
$\overline{CE1}$ and CE2 Active Glitch Pulse Width	t_{CAP}	—	5	ns	*1
$\overline{CE1}$ or \overline{WE} High Glitch Pulse Width during Write Cycle	t_{WHP}	—	5	ns	*2
CE2 Low Hold Time after Power-up	t_{C2LP}	350	—	μs	*3
$\overline{CE1}$ High Hold Time following CE2 High after Power-up	t_{C1HP}	300	—	μs	*4

Notes: *1: Active means a condition where $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.

*2: Specified to the one time high pulse width during t_{CW} or t_{WP} and excluded 10ns from beginning and ending of the write cycle.

*3: Requires at least two dummy read cycles.


*4: Required when dummy read cycles are not performed.

(5) AC Test Conditions

Symbol	Description	Test Setup	Value	Unit
V_{IH}	Input High Level	$V_{DD} = 3.1V$ to $3.5V$	2.6	V
		$V_{DD} = 2.7V$ to $3.1V$	2.3	
		$V_{DD} = 2.3V$ to $2.7V$	2.0	
V_{IL}	Input Low Level	—	0.4	V
V_{REF}	Input Timing Measurement Level	$V_{DD} = 3.1V$ to $3.5V$	1.5	V
		$V_{DD} = 2.7V$ to $3.1V$	1.3	V
		$V_{DD} = 2.3V$ to $2.7V$	1.1	V
t_r	Input Transition Time	Between V_{IL} and V_{IH}	5	ns

■ TIMING DIAGRAMS


1. READ Timing #1 ($\overline{\text{CE1}}$ Control)



Note: CE2 and $\overline{\text{WE}}$ must be HIGH for entire read cycle.

*1: Output Disable condition before new Read data valid should not be kept longer than 1 μs .

2. READ Timing #2 (Address Access)




Note: CE2 and $\overline{\text{WE}}$ must be HIGH for entire read cycle.

*1: Output Disable condition before new Read data valid should not be kept longer than 1 μs .

■ TIMING DIAGRAMS (Continued)


3. WRITE Timing #1 ($\overline{\text{CE1}}$ Control)



Note: CE2 must be HIGH for write cycle.

■ TIMING DIAGRAMS (Continued)


4. WRITE Timing #2 ($\overline{\text{WE}}$ Control)



Note: CE2 must be HIGH for write cycle.

■ TIMING DIAGRAMS (Continued)


5. BYTE WRITE Timing #1 ($\overline{\text{CE1}}$ Control)



Note: CE2 must be HIGH and either $\overline{\text{LB}}$ or $\overline{\text{UB}}$ must be LOW for byte write cycle.

■ TIMING DIAGRAMS (Continued)


6. BYTE WRITE Timing #2 (\overline{WE} Control)



Note: CE2 must be HIGH and either \overline{LB} or \overline{UB} must be LOW for byte write cycle.

■ TIMING DIAGRAMS (Continued)


7. READ / WRITE Timing #1-1 ($\overline{\text{CE}}$ Control)



Note: Write address is edge trigger of either $\overline{CE}1$ or \overline{WE} falling edge.

■ TIMING DIAGRAMS (Continued)


8. READ / WRITE Timing #1-2 ($\overline{\text{CE}}$ Control)



Note: $\overline{\text{WE}}$ must be HIGH for read cycle.

■ TIMING DIAGRAMS (Continued)

9. READ / WRITE Timing #2-1 ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ Control)




Note: $\overline{\text{CE1}}$ can be tied to LOW for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation.
When $\overline{\text{CE1}}$ is tied to LOW, output is exclusively controlled by $\overline{\text{OE}}$ and read address can be issued after $\overline{\text{WE}}$ is brought to High.

WARNING: The read address following write operation must be changed if $\overline{\text{CE1}}$ stays LOW.

■ TIMING DIAGRAMS (Continued)

10. READ / WRITE Timing #2-2 ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ Control))




Note: $\overline{\text{CE1}}$ can be tied to LOW for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation.
When $\overline{\text{CE1}}$ is tied to LOW, output is exclusively controlled by $\overline{\text{OE}}$ and read address can be issued after $\overline{\text{WE}}$ is brought to High.

WARNING: The read address following write operation must be changed if $\overline{\text{CE1}}$ stays LOW.


■ TIMING DIAGRAMS (Continued)

11. Standby Entry Timing after Read or Write




Note: Both t_{CHOX} and t_{CHWX} define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes t_{RC} (min) period from either last address transition or $\overline{CE1}$ Low to High transition.

12. Chip Enable Timing



Note: t_{CAP} is not applicable $CE2$ HIGH pulse width while $\overline{CE1}$ stays LOW and $CE2$ should not use as a read and write timing control signal in stead of $\overline{CE1}$.

13. POWER DOWN Timing




MB82D01161 -85/-85L/-90/-90L (AE5.0E)

Note: A minimum of two dummy read cycle must be performed prior to regular read and write operation after t_{C2LP} .
Otherwise $\overline{CE}1$ must kept High for t_{C1HP} period after t_{C2LP} .

■ TIMING DIAGRAMS (Continued)


14. Power-Up Timing #1



Notes: *1. It is recommended $\overline{CE1}$ to track V_{DD} . The t_{C2LP} specifies from valid state of $\overline{CE1}$ =High and $CE2$ =Low after V_{DD} reaches specified minimum level.

*2. A minimum of two dummy read cycle must be performed prior to regular read and write operation after t_{C2LP} .

15. Power-Up Timing #2 (No dummy cycle)



Notes: *1. It is recommended $\overline{CE1}$ to track V_{DD} . The t_{C2LP} specifies from valid state of $\overline{CE1}$ =High and $CE2$ =Low after V_{DD} reaches specified minimum level.


*2. No dummy read cycle is required if t_{C1HP} is satisfied.

■ DATA RETENTION

Low V_{DD} Characteristics


Parameter		Symbol	Test Conditions	Value		Unit
				Min.	Max.	
V_{DD} Data Retention Supply Voltage		V_{DR}	$\overline{CE1} = CE2 \geq V_{DD} - 0.2V$ or, $\overline{CE1} = CE2 = V_{IH}$	2.1	3.5	V
V_{DD} Data Retention Supply Current	-85/-90	I_{DR}	$V_{DD} = V_{DR}$, $V_{IN} = V_{IH(23)}$ or V_{IL} $\overline{CE1} = CE2 = V_{IH(23)}$	—	2	mA
	-85L/-90L			—	1.5	
	-85/-90	I_{DR1}	$V_{DD} = V_{DR}$ min, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{DD} - 0.2V$, $\overline{CE1} = CE2 \geq V_{DD} - 0.2V$	—	200	μA
	-85L/-90L			—	100	
Data Retention Setup Time		t_{DRS}	$V_{DD} = V_{DD(27)}$ min at data retention entry	0	—	ns
Data Retention Recovery Time		t_{DRR}	$V_{DD} = V_{DD(27)}$ min after data retention	200	—	ns
V_{DD} Voltage Transition Time		$\Delta V/\Delta t$		0.2	—	V/ μs

Data Retention Timing



■ PACKAGE DIMENSIONS


48-pin plastic FBGA (BGA-48P-M16)



© 2000 FUJITSU LIMITED B48016S-1c-1

Dimensions in mm (inches)

48-pin plastic FBGA (BGA-48P-M18)



Dimensions in mm

MB82D01161 -85/-85L/-90/-90L (AE5.0E)

■ ORDERING INFORMATION

Part Number	Package	Remarks
MB82D01161-85PBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	$t_{CE} = 85\text{ns max.}$, $I_{DD1} = 200\text{ }\mu\text{A max.}$ Flash Compatible Package
MB82D01161-85LPBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	$t_{CE} = 85\text{ns max.}$, $I_{DD1} = 100\text{ }\mu\text{A max.}$ Flash Compatible Package
MB82D01161-90PBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	$t_{CE} = 90\text{ns max.}$, $I_{DD1} = 200\text{ }\mu\text{A max.}$ Flash Compatible Package
MB82D01161-90LPBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	$t_{CE} = 90\text{ns max.}$, $I_{DD1} = 100\text{ }\mu\text{A max.}$ Flash Compatible Package
MB82D01161-85PBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	$t_{CE} = 85\text{ns max.}$, $I_{DD1} = 200\text{ }\mu\text{A max.}$ SRAM Compatible Package
MB82D01161-85LPBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	$t_{CE} = 85\text{ns max.}$, $I_{DD1} = 100\text{ }\mu\text{A max.}$ SRAM Compatible Package
MB82D01161-90PBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	$t_{CE} = 90\text{ns max.}$, $I_{DD1} = 200\text{ }\mu\text{A max.}$ SRAM Compatible Package
MB82D01161-90LPBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	$t_{CE} = 90\text{ns max.}$, $I_{DD1} = 100\text{ }\mu\text{A max.}$ SRAM Compatible Package

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353
Fax: +81-3-5322-3386
<http://edevise.fujitsu.com/>

North and South America

FUJITSU MICROELECTRONICS, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
<http://www.fujitsumicro.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
<http://www.fme.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
<http://www.fmal.fujitsu.com/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.