MEMORY Mobile FCRAM™ cmos

16M Bit (1M word x 16 bit)

Mobile Phone Application Specific Memory

MB82D01161-85/-85L/-90/90L

CMOS 1,048,576-WORD x 16 BIT Fast Cycle Random Access Memory with Low Power SRAM Interface

■ DESCRIPTION

The Fujitsu MB82D01161 is a CMOS Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. This MB82D01161 is suited for low power applications such as Cellular Handset and PDA.

■ FEATURES

- · Asynchronous SRAM Interface
- 1M word ×16bit Organization
- Fast Random Cycle Time: trc = 90ns
- Fast Random Access Time
- tAA = tCE = 85ns (-85), 90ns (-90)
 Low Power Consumption:
- Low Power Consumption:
 IDDS1 = 200μA, 100μA (L version)

· Wide Operating Conditions:

V_{DD} = +2.3V to +2.7V +2.7V to +3.1V


+3.1V to +3.5V T_A = -30°C to +85°C

- Byte Write Control
- Power Down Control by CE2

■ PRODUCT LINE


	MB82D01161						
	85	85L	90	90L			
Access Time (taa Max. & toe Max.)	85	ins	90	ns			
Active Current (Idda1 Max.)		20	mA				
Stabdby Current (IDDS1 Max.)	200μΑ	100μΑ	200μΑ	100μΑ			
Power Down Current (IDDP Max.)	10μΑ						

■ PACKAGE



Notice: FCRAM is a trademark of Fujitsu Limited, Japan.


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin Name	Description
A ₀ to A ₁₉	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Write Control (Low Active)
ŪB	Upper Byte Write Control (Low Active)
DQ ₁ -8	Lower Byte Data Input/Output
DQ9-16	Upper Byte Data Input/Output
V _{DD}	Power Supply
Vss	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE *1

Mode	CE1	CE2	WE	ŌĒ	LB	UB	DQ1-8	DQ9-16	I DD	Data Retention
Power Down	L	L	Χ	Х	Х	Х	High-Z	High-Z	IDDP	No
Standby (Deselect)	Н	_	Χ	Х	Х	Х	High-Z	High-Z	lana	INO
Startuby (Deserect)	П		Χ	Χ	Х	Х	riigii-Z	Tilgii-Z	Idds	
Output Disable *2				Н	Х	Х	High-Z	High-Z		
Read *3			Н	L	Х	Х	Output Valid	Output Valid		
Write	L	Н			L	L	Input Valid	Input Valid	Idda	Yes
Write (Upper Byte)			L	Н	L	Н	Input Valid	Invalid		
Write (Lower Byte)					Н	L	Invalid	Input Valid		

^{*1:} L = VIL, H = VIH, X can be either VIL or VIH, High-Z = High Impedance

 $^{^{*}2}$: Output Disable condition should not be kept longer than $1\mu s$.

^{*3:} Byte control at Read operation is not supported.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage of VDD Supply Relative to Vss	V_{DD}	-0.5 to +3.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +3.6	V
Short Circuit Output Current	louт	<u>+</u> 50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Max.	Unit
		V _{DD} (31)	3.1	3.5	V
Supply Voltage		V _{DD} (27)	2.7	3.1	V
Supply vollage	*1	V _{DD} (23)	2.3	2.7	V
		Vss	0	0	V
High Level Input Voltage	*1,*2	VIH (31)	2.6	V _{DD} +0.3 and ≤ 3.6V	V
Trigit Level input voltage	1, 2	V _{IH} (27)	2.3	V _{DD} +0.3	V
		V _{IH} (23)	2.0	V _{DD} +0.3	V
Low Level Input Voltage	*1,*2	VIL	-0.3	0.4	V
Ambient Temperature		Та	-30	85	°C

Notes: *1: All voltages are referenced to Vss.

*2: Minimum DC voltage on input or I/O pins are -0.3V. During voltage transitions, inputs may negative overshoot Vss to -1.0V for periods of up to 5ns. Maximum DC voltage on input and I/O pins are Vpp+0.3V. During voltage transitions, outputs may positive overshoot to Vpp+1.0V for periods of up to 5 ns.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PACKAGE PIN CAPACITANCE

Symbol	Description	Test Setup	Тур.	Max.	Unit
C _{IN1}	Address Input Capacitance	VIN = 0V	_	5	pF
Соит	Output Capacitance	Vout = 0V		8	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0V	_	5	pF

Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics *1,*2,*3

Paramete	er	Symbol	Test Condition	s	Min.	Max.	Unit
Input Leakage Curr	ent	Iμ	VIN = Vss to VDD		-1.0	+1.0	μΑ
Output Leakage Cu	rrent	ILO	Vout = Vss to Vpp, Output Disa	able	-1.0	+1.0	μΑ
Output High Voltage	e Level	Vон	Іон = −0.5mА		1.8	_	V
Output Low Voltage	Level	Vol	IoL = 1mA		_	0.4	V
V _{DD} Power Down Ci	urront	IDDP	$V_{DD} = V_{DD(31)} \ max_{.,} \ V_{IN} \le 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, \ \overline{CE}1 = \overline{CE}2$ $I_{OUT} = 0mA$		_	20	μΑ
VBB FOWEI DOWN CO	arrent	IDDP	$\label{eq:VDD} \begin{array}{l} V_{DD} = V_{DD(27,23)} \; max., \; V_{IN} \leq 0.2 \\ V_{IN} \geq V_{DD} - 0.2 V, \; \overline{CE1} = CE2 \\ I_{OUT} = 0 mA \end{array}$		_	10	μΑ
			VDD = VDD(31) max., VIN = VIH C	r Vil	_	2.5	mA
	L version	- I _{DDS}	CE2 = V _{IL} or CE1 = CE2 = V _{IH} , I _{OUT} =0mA		_	2.0	IIIA
		IDDS	VDD = VDD(27, 23) max., VIN = VIH or VIL CE2 = VIL or $\overline{CE1}$ = CE2 = VIH, IOUT=0mA		_	2.0	mA
V _{DD} Standby	L version				_	1.5	IIIA
Current			$V_{DD} = V_{DD(31)} \text{ max.}, V_{IN} \le 0.2V \text{ or}$		_	250	
	L version		$V_{IN} \ge V_{DD} - 0.2V$, CE2 $\le 0.2V$ CE1 = CE2 $\ge V_{DD} - 0.2V$, Iout		_	150	μΑ
		- Idds1	V _{DD} = V _{DD(27, 23)} max., V _{IN} ≤ 0.2		_	200	•
	L version		$V_{IN} \ge V_{DD} - 0.2V$, CE2 $\le 0.2V$ CE1 = CE2 $\ge V_{DD} - 0.2V$, Iout	·	_	100	μΑ
	I_{DDA1} $V_{DD} = V_{DD(31)} \text{ max.},$ $V_{IN} = V_{IH} \text{ or } V_{II}$		VDD = VDD(31) max., VIN = VIH or VIL,	trc / twc = minimum	_	25	mA
VDD Active Current		IDDA2	CE1 = V∟ and CE2= Vн, louт=0mA	trc / twc = maximum	_	4.0	mA
V DD ACTIVE CUITETI		IDDA1	$V_{DD} = V_{DD(27, 23)} \text{ max.},$ $\underline{V_{IN}} = V_{IH} \text{ or } V_{IL},$	trc / twc = minimum	_	20	mA
		IDDA2	CE1 = V _{IL} and CE2= V _{IH} , louт=0mA	t _{RC} / twc = maximum	_	3.0	mA

Notes: *1: All voltages are referenced to Vss.

^{*2:} DC Characteristics are measured after following POWER-UP timing.

^{*3:} IDDA depends on the output load conditions.

2. AC Characteristics

(1) Read Operation

Parameter	Sumbal	-85/	-85L	-90/	-90L	Unit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Read Cycle Time	t RC	90	1000	90	1000	ns	*1
Address Setup Time at CE1 High to Low Transition	tasc	- 5	_	- 5	_	ns	
Address Hold Time during CE1 Low	t AHC	90	_	90	_	ns	*2
Address Access Time	t AA	_	85	_	90	ns	*3
Chip Enable Access Time	t ce	_	85	_	90	ns	*3
Output Enable Access Time	t 0E	_	60	_	60	ns	*3
Output Data Hold Time	tон	5	_	5	_	ns	*3
CE1 Low to Output Low-Z	tclz	10	_	10	_	ns	*4
OE Low to Output Low-Z	tolz	0	_	0	_	ns	*4
CE1 High to Output High-Z	t cHZ	_	25	_	25	ns	*4
OE High to Output High-Z	t onz	_	15	_	15	ns	*4
CE1 High Pulse Width	t CP	10	_	10	_	ns	
CE1 High to Address Hold Time	t CHAH	- 5	_	- 5	_	ns	*5
Address Invalid Time during Read (CE1=Low)	tax	_	10	_	10	ns	

Notes: *1: Maximum value is a reference and is applied to Output Disable condition.

^{*2:} tahc must be satisfied every address valid state after tax during $\overline{\text{CE}}1=\text{Low}$.

^{*3:} The output load is 30pF.

^{*4:} The output load is 5pF.

^{*5:} If actual address change before $\overline{\text{CE}}1$ High transition is earlier than tchah (min), tcp ($\overline{\text{CE}}1$ High period) should be kept at least trc (min) period.

2. AC Characteristics (Continued)

(2) Write Operation

Doromotor	Cymahal	-85/	-85L	-90/	-90L	l lmit	Notes
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	twc	90	1000	90	1000	ns	*1
Address Setup Time	tas	0	_	0	_	ns	
Address Hold Time	t AH	40	_	40	_	ns	
CE1 Write Setup Time	tcs	0	1000	0	1000	ns	*2
CE1 Write Hold Time	tсн	0	1000	0	1000	ns	*2
WE, LB, UB Setup Time	t BS	0	_	0	_	ns	
WE, LB, UB Hold Time	t вн	0	_	0	_	ns	
OE Setup Time	toes	0	_	0	_	ns	
OE Hold Time	tоен	15	_	15	_	ns	
OE High to CE1 Low Setup Time	toncl	- 5	_	-5	_	ns	*3
OE High to Address Hold Time	tонан	0	_	0	_	ns	*4
CE1 Write Pulse Width	tcw	60	_	60	_	ns	*5, *6
WE Write Pulse Width	twp	60	_	60	_	ns	*5, *6
CE1 Write Recovery Time	twrc	15	_	15	_	ns	*7
WE Write Recovery Time	t wr	15	1000	15	1000	ns	*2, *7
Data Setup Time	tos	20	_	20	_	ns	
Data Hold Time	tон	10	_	10	_	ns	
CE1 Low to Output in Low-Z	tcLz	10	_	10	_	ns	*8
OE Low to Output in Low-Z	toLz	0	_	0	_	ns	*8

Notes: *1: Minimum value must be equal or greater than the sum of actual write pulse width (tcw or twp) and write recovery time (twac or twa).

Maximum value is a reference and applied to Output Disable condition.

- *2: Maximum value is applied to Output Disable condition.
- *3: tohcl (min) must be satisfied if read operation is not performed prior to write operation.

 In case \overline{OE} is disabled after tohcl (min), \overline{WE} Low must be asserted after trc (min) from \overline{CE} 1 Low.
- *4: Applicable if CE1 stays Low after read operation.
- *5: twhp (max) must be satisfied for the high pulse noise.
- *6: tcw and twp are applied if write operation is initiated by $\overline{\text{CE}}1$ and $\overline{\text{WE}}$, respectively.
- *7: twee and twee are applied if write pulse is terminated by $\overline{\text{CE}}1$ and $\overline{\text{WE}}$, respectively.
- *8: The output load is 5pF.

2. AC Characteristics (Continued)

(3) Power Down Parameter

Parameter	Symbol	Va	lue	Unit	Note
Faranietei	Syllibol	Min.	Max.	Oilit	Note
CE2 Low Setup Time for Power Down Entry	tcsp	100	_	ns	
CE1 Low Pulse Width during Power Down mode	t CPP	100	_	ns	
CE2 Low Hold Time after Power Down Exit (CE1 = High)	t C2LP	350		μs	*1
CE1 High Hold Time following CE2 High after Power Down Exit	t C1HP	300	_	μs	*2

Notes: *1: Requires at least two dummy read cycles.

*2: Required when dummy read cycles are not performed.

(4) Other Timing Parameter

Parameter	Symbol	Va	lue	Unit	Note
Farameter	Syllibol	Min.	Max.	Onit	Note
CE1 High to OE Invalid Time for Standby Entry	t chox	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	t chwx	20	_	ns	
CE1 and CE2 Active Glitch Pulse Width	t CAP	_	5	ns	*1
CE1 or WE High Glitch Pulse Width during Write Cycle	t whp	_	5	ns	*2
CE2 Low Hold Time after Power-up	t _{C2LP}	350	_	μs	*3
CE1 High Hold Time following CE2 High after Power-up	t C1HP	300	_	μs	*4

Notes: *1: Active means a condition where $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.


- *2: Specified to the one time high pulse width during tow or two and excluded 10ns from beginning and ending of the write cycle.
- *3: Requires at least two dummy read cycles.
- *4: Required when dummy read cycles are not performed.

(5) AC Test Conditions

Symbol	Description	Test Setup	Value	Unit
		V _{DD} = 3.1V to 3.5V	2.6	
VIH	V _{IH} Input High Level	V _{DD} = 2.7V to 3.1V	2.3	V
		V _{DD} = 2.3V to 2.7V	2.0	
VIL	Input Low Level	_	0.4	V
		V _{DD} = 3.1V to 3.5V	1.5	V
V_{REF}	Input Timing Measurement Level	V _{DD} = 2.7V to 3.1V	1.3	V
		V _{DD} = 2.3V to 2.7V	1.1	V
t⊤	Input Transition Time	Between V _{IL} and V _{IH}	5	ns

■ TIMING DIAGRAMS


1. READ Timing #1 (CE1 Control)



Note: CE2 and WE must be HIGH for entire read cycle.

*1: Output Disable condition before new Read data valid should not be kept longer than 1µs.


2. READ Timing #2 (Address Access)



Note: CE2 and WE must be HIGH for entire read cycle.

*1: Output Disable condition before new Read data valid should not be kept longer than 1µs.


3. WRITE Timing #1 (CE1 Control)



Note: CE2 must be HIGH for write cycle.


■ TIMING DIAGRAMS (Continued)

4. WRITE Timing #2 (WE Control)



Note: CE2 must be HIGH for write cycle.


5. BYTE WRITE Timing #1 (CE1 Control)



Note: CE2 must be HIGH and either \overline{LB} or \overline{UB} must be LOW for byte write cycle.


■ TIMING DIAGRAMS (Continued)

6. BYTE WRITE Timing #2 (WE Control)



Note: CE2 must be HIGH and either \overline{LB} or \overline{UB} must be LOW for byte write cycle.


7. READ / WRITE Timing #1-1 (CE Control)



Note: Write address is edge trigger of either $\overline{CE1}$ or \overline{WE} falling edge.


■ TIMING DIAGRAMS (Continued)

8. READ / WRITE Timing #1-2 (CE Control)



Note: WE must be HIGH for read cycle.

9. READ / WRITE Timing #2-1 (OE and WE Control)




Note: CE1 can be tied to LOW for WE and OE controlled operation.

When CE1 is tied to LOW, output is exclusively controlled by OE and read address can be issued after WE is brought to High.

WARNING: The read address following write operation must be changed if $\overline{\text{CE}}1$ stays LOW.

■ TIMING DIAGRAMS (Continued)

10. READ / WRITE Timing #2-2 (OE and WE Control))




Note: CE1 can be tied to LOW for WE and OE controlled operation.

When CE1 is tied to LOW, output is exclusively controlled by OE and read address can be issued after WE is brought to High.


WARNING: The read address following write operation must be changed if $\overline{CE}1$ stays LOW.

11. Standby Entry Timing after Read or Write




Note: Both tchox and tchwx define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes trc (min) period from either last address transition or CE1 Low to High transition.

12. Chip Enable Timing



Note: t_{CAP} is not applicable CE2 HIGH pulse width while $\overline{CE}1$ stays LOW and CE2 should not use as a read and write timing control signal in stead of $\overline{CE}1$.


13. POWER DOWN Timing



Note: A minimum of two dummy read cycle must be performed prior to regular read and write operation after t_{C2LP} .

Otherwise $\overline{\text{CE}}1$ must kept High for tc_1HP period after tc_2LP .


14. Power-Up Timing #1



Notes: *1. It is recommended $\overline{CE}1$ to track V_{DD} . The tc2LP specifies from valid state of $\overline{CE}1$ =High and CE2=Low after V_{DD} reaches specified minimum level.

*2. A minimum of two dummy read cycle must be performed prior to regular read and write operation after tc2LP.

15. Power-Up Timing #2 (No dummy cycle)



Notes: *1. It is recommended $\overline{\text{CE}}1$ to track V_{DD} . The tc2LP specifies from valid state of $\overline{\text{CE}}1$ =High and CE2=Low after V_{DD} reaches specified minimum level.


*2. No dummy read cycle is required if tc1HP is satisfied.

■ DATA RETENTION


Low VDD Characteristics


Parameter		Symbol	Test Conditions	Value		l lnit
				Min.	Max.	Unit
V _{DD} Data Retention Supply Voltage		V _{DR}	\overline{CE} 1 = CE2 \geq V _{DD} - 0.2V or, \overline{CE} 1 = CE2 = V _{IH} ,	2.1	3.5	V
V _{DD} Data Retention Supply Current	-85/-90	- I DR	$V_{DD} = V_{DR},$ $V_{IN} = V_{IH(23)} \text{ or } V_{IL}$ $\overline{CE}1 = CE2 = V_{IH(23)}$	_	2	- mA
	-85L/-90L			_	1.5	
	-85/-90	- I _{DR1}	$\begin{aligned} &V_{DD} = V_{DR} \text{ min,} \\ &\underline{V_{IN}} \leq 0.2 V \text{ or } V_{IN} \geq V_{DD} - 0.2 V, \\ &\overline{CE} 1 = CE2 \geq V_{DD} - 0.2 V \end{aligned}$		200	- μΑ
	-85L/-90L			_	100	
Data Retention Setup Time		t drs	V _{DD} = V _{DD(27)} min at data retention entry	0	_	ns
Data Retention Recovery Time		t drr	V _{DD} = V _{DD(27)} min after data retention	200		ns
V _{DD} Voltage Transition Time		ΔV/Δt		0.2	_	V/μs

Data Retention Timing



■ PACKAGE DIMENTIONS





■ ORDERING INFORMATION

Part Number	Package	Remarks
MB82D01161-85PBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	tcε = 85ns max., IDDS1 = 200 μA max. Flash Compatibe Package
MB82D01161-85LPBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	tce = 85ns max., I _{DDS1} = 100 μA max. Flash Compatibe Package
MB82D01161-90PBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	tce = 90ns max., I _{DDS1} = 200 μA max. Flash Compatibe Package
MB82D01161-90LPBT	Plastic FBGA 48-ball 0.8mm pitch (BGA-48P-M16)	tcε = 90ns max., IDDS1 = 100 μA max. Flash Compatibe Package
MB82D01161-85PBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	tce = 85ns max., Idds1 = 200 μA max. SRAM Compatibe Package
MB82D01161-85LPBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	tce = 85ns max., Idds1 = 100 μA max. SRAM Compatibe Package
MB82D01161-90PBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	tce = 90ns max., IDDS1 = 200 μA max. SRAM Compatibe Package
MB82D01161-90LPBN	Plastic FBGA 48-ball 0.75mm pitch (BGA-48P-M18)	tce = 90ns max., Idds1 = 100 μA max. SRAM Compatibe Package

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag,

Germany Tel: +49-6103-690-0

Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan,

New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0110

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.