ASSP For Power Management Applications

8-ch DC/DC Converter IC with Synchronous Rectifier for Voltage Step-up and Step-down

MB3881

■ DESCRIPTION

The MB3881 a step-up/step-down type of 8-channel, DC/DC converter IC. It uses pulse width modulation (PWM) and synchronous rectification, designed for low voltage, high efficiency, and compactness. This IC is ideal for down conversion and up/down conversion (employing a step-up/step-down Zeta system enabling free I/O setting). The MB3881 can use channel 8 as its own power supply to provide a wide range of supply voltages, allowing itself to operate at low voltage.

In addition, the MB3881 contains a triangular wave oscillator which can operate in synchronization with an external device, allowing the switching timing to be controlled externally. This contributes to reduction in switching noise, facilitating system configuration.


The MB3881 is designed to be compact using the LQFP-64P package whose body size is 7×7 mm.

The IC is the best for the power supply for advanced portable equipment such as a camera integrated VTR.


■ FEATURES

- Supporting the step-up/step-down Zeta methods (CH1 to CH7)
- Supporting synchronous rectification (CH1, CH2)
- Low start-up voltage : 1.8 V (CH8)
- Power-supply voltage range: 4 V to 13 V (CH1 to CH7)
- Built-in high-precision reference voltage generator : 2.5 V \pm 1%
- Oscillation frequency range: 100 kHz to 800 kHz
- Built-in triangular wave oscillator capable of external synchronization
- Error amplifier output for soft start (CH1 to CH4, CH7)

■ PACKAGE



■ PIN ASSIGNMENT




■ PIN DESCRIPTION


Pin N	lo.	Symbol	I/O	Descriptions
	47	FB1	0	Error amplifier output pin.
	46	-IN1	I	Error amplifier inverted input pin.
CH1	48	DTC1	I	Dead time control pin.
	50		0	Main side output pin.
	51	OUT1-2	0	Synchronous rectifier side output pin.
	44	FB2	0	Error amplifier output pin.
	43	-IN2	I	Error amplifier inverted input pin.
CH2	45	DTC2	I	Dead time control pin.
	53	OUT2-1	0	Main side output pin.
	54	OUT2-2	0	Synchronous rectifier side output pin.
	41	FB3	0	Error amplifier output pin.
СНЗ	40	-IN3	I	Error amplifier inverted input pin.
CHS	42	DTC3	I	Dead time control pin.
	56	OUT3	0	Output pin.
38		FB4	0	Error amplifier output pin.
CH4	37	-IN4	I	Error amplifier inverted input pin.
CH4	39	DTC4	I	Dead time control pin.
	57	OUT4	0	Output pin.
	20	FB5	0	Error amplifier output pin.
	21	-IN5	I	Error amplifier inverted input pin.
CH5	22	+IN5	I	Error amplifier non-inverted input pin.
CHO	23	-IN5 (C)	I	Short detection comparator input pin.
	19	DTC5	I	Dead time control pin.
	60	OUT5	0	Output pin.
CH5, CH6	18	OVP	I	Output maximum voltage setting pin.
	14	FB6	0	Error amplifier output pin.
	15	-IN6	I	Error amplifier inverted input pin.
CH6	16	+IN6	I	Error amplifier non-inverted input pin.
Cito	17	-IN6 (C)	Ι	Short detection comparator input pin.
	13	DTC6	I	Dead time control pin.
	61 OUT		0	Output pin.
	10	FB7	0	Error amplifier output pin.
	11	-IN7	I	Error amplifier inverted input pin.
CH7	12	+IN7	I	Error amplifier non-inverted input pin.
	9	DTC7	I	Dead time control pin.
	62	OUT7	0	Output pin.

Pin	,	Symbol	I/O	Descriptions		
	4	FB8	0	Error amplifier output pin.		
	5	-IN8	I	Error amplifier inverted input pin.		
	6	+IN8	I	Error amplifier non-inverted input pin.		
CH8	7 -IN8 (C) I		I	Short detection comparator inverted input pin.		
СПО	8	+IN8 (C) I DTC8 I		Short detection comparator non-inverted input pin.		
	3			Dead time control pin.		
	2	RB8	_	Output current setting pin.		
	64	OUT8	0	Output pin.		
	33	RT		Triangular wave frquency setting resistor connection pin.		
osc	34	CT		Triangular wave frquency setting capacitor connection pin		
	35	SYNC	I	External synchronous signal input pin.		
	28	CTL-1	I	Power supply, CH 1, 3, 4, 8 control circuit. "H" level : Power supply operating mode "L"level : Standby mode		
	29	CTL-2	I	CH 2 control circuit. •CTL-1pin = "H" level "H" level : CH2 operating mode "L" level : CH2 OFF mode		
Control	30	CTL-3	I	CH5, 6 control circuit. •CTL-1pin = "H" level "H" level : CH5, CH6 operating mode "L" level : CH5, CH6 OFF mode		
	31	CTL-4	I	CH7 control circuit. •CTL-1pin = "H" level "H" level : CH7 operating mode "L" level : CH7 OFF mode		
	26	CSCP		Short protection circuit capacitor connection pin.		
	32	CS		CH1, 2, 3, 4, 7 soft start circuit capacitor connection pin.		
	27	VCC		Reference voltage and control circuit power supply pin.		
	58	VCC (O) -1		CH1, 2, 3, 4 output circuit power supply pin.		
	59	VCC (O) -2	_	CH5, 6, 7, 8 output circuit power supply pin.		
	49	VSS (O) -1		CH1, 2, 3, 4 output circuit power supply pin.		
	63	VSS (O) -2	_	CH5, 6, 7 output circuit power supply pin.		
Power	52	VDD (O)	_	CH1, 2 synchronous rectifier side output circuit power supply pin.		
	24	VREF	0	Refernce voltage output pin.		
	36 VB O		0	Triangular wave oscillator regulator output pin.		
	25 GND — Ground pin.		Ground pin.			
	55 GND (O) -1 — CH1, 2, 3, 4 output circuit ground pin.		CH1, 2, 3, 4 output circuit ground pin.			
	1	GND (O) -2		CH5, 6, 7, 8 output circuit ground pin.		


■ BLOCK DIAGRAM



• Enlarged view of A 68 VCC(O)-1 《CH1》 PWM Comp.1-1 FB1 (47) **⊚** OUT1-1 -IN1 (46) **49** VSS(O)-1 PWM Comp.1-2 VB1 (2) VDD(O) 1.25 V SCP Comp.1 **€1)** OUT1-2 1.0 V DTC1 48 《CH2》 PWM Comp.2-1 FB2 44 -**63** OUT2-1 Error Amp.2 -IN2 (43) VB2 PWM Comp.2-2 -**64** OUT2-2 T + 1.0 V DTC2 45 《CH3》 PWM Comp.3 FB3 (41) **€**6 OUT3 -IN3 (40) I 1.25 V SCP Comp.3 1.0 V DTC3 (42) PWM Comp.4 《CH4》 FB4 (38) Drive 4 **ᢒ** OUT4 -IN4 37 I 1.25 V SCP Comp.4 T 1.0 V DTC4 (39) (5) GND(O)-1



• Enlarged view of C



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	ting	Unit
raiametei	Symbol	Condition	Min.	Min. Max.	
Power supply voltage	Vcc	_	_	17	V
Fower supply voltage	V _{DD}	_	_	17	V
Output current	lo	OUT pin	_	20	mA
Output peak current	lo	OUT pin, Duty ≤ 5%	_	200	mA
Power dissipation	PD	Ta ≤ +25 °C	_	800*	mW
Storage temperature	Tstg	_	-55	+125	°C

^{* :} The packages are mounted on the epoxy board (10 cm \times 10 cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition		Value		Unit
Farameter	Symbol	Condition	Min.	Тур.	Max.	Onit
		CH8	1.8	9	13	V
Power supply voltage	Vcc	CH1 to CH7, 4 V ≤ VCC(O)–VSS(O) ≤ 9 V	4	9	13	V
	V _{DD}	CH1	4	5	9	V
Reference voltage output current	lor	VREF pin	-1		0	mA
Reference voltage output current	lв	VB pin	-0.5		0	mΑ
Lea de alta de	.,,	+IN5, +IN6, -IN1 to -IN7, -IN5 (C) , -IN6 (C) , OVP pin	0	_	Vcc – 1.8	V
Input voltage	Vin	+IN8, -IN8, -IN8 (C) , +IN8 (C) pin	0		Vcc - 0.9	V
		+IN7 pin	0.1		Vcc – 1.8	V
Control input voltage	VстL	CTL pin	0		Vcc	V
SYNC input voltage	Vsync	SYNC pin	0		Vcc	V
Output current	lo	OUT pin	1	2	15	mA
Output current setting resister	Rв	RB8 pin	2.4	24	51	kΩ
Oscillator frequency	fosc	_	100	500	800	kHz
Timing capacitor	Ст	_	47	100	680	pF
Timing resistor	R⊤	_	6.8	11	51	kΩ
VB pin capacitor	Сув	_	0.22	0.39		μF
Soft-start capacitor	Cs	_		0.1	1.0	μF
Short detection capacitor	CSCP	_		0.1	1.0	μF
Operating ambient temperature	Ta	_	-30	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(Ta = +25 \, ^{\circ}C, \, VCC = 9 \, V, \, VSS = 4.4 \, V, \, VDD = 5 \, V)$

		Daniero e fa ir	Sym-	D'a Ma	(1a = +25 °C, VCC = 9		Value	,	,
		Parameter	bol	Pin No.	Conditions	Min.	Тур.	Max.	Unit
		Reference voltage	VREF	24	_	2.475	2.5	2.525	V
9 0		Output voltage temperature stability	$\Delta V_{REF}/V_{REF}$	24	Ta = -30 °C to +85 °C		0.5*		%
Reference voltage	ock	Input stability	Line	24	VCC = 4 V to 13 V	-10	_	10	mV
Refe vol:	plq	Load stability	Load	24	VREF = 0 mA to -1 mA	-10	_	10	mV
		Short-circuit output current	los	24	VREF = 2 V	-20	-5	-1	mA
	7	Threshold voltage	Vтн	50	VCC =	2.6	2.8	3.0	V
Under voltage lockout protection circuit block(U.V.L.O)	to CH7	Hysteresis width	Vн	50	_	_	0.2	—	V
Under voltagickout protectiuit block(U.V.	CH1	Reset voltage	V _{RST}	50	VCC = <u></u>	1.20	1.30	1.40	V
locko circuit t CH8		Threshold voltage	Vтн	64	VCC =	1.25	1.45	1.65	V
± 60	,	Input standby voltage	Vsтв	32	_	_	50	100	mV
Soft-start block (CS)		Charge current	Ics	32	_	-1.4	-1.0	-0.6	μΑ
ock Jck		Threshold voltage	Vтн	26	_	0.65	0.70	0.75	V
Short circuit detection block	(۲)	Input standby voltage	Vsтв	26	_		50	100	mV
hort	(5)	Input latch voltage	Vı	26	_	_	50	100	mV
S		Input source current	Icscp	26		-1.4	-1.0	-0.6	μΑ
		Oscillator frequency	fosc	50, 53, 56, 57, 60, 61, 62, 64, 51, 54	· ·	450	500	550	kHz
ar ator	(C)	Frequency stability for voltage	Δf/fdv	50, 53, 56, 57, 60, 61, 62, 64, 51, 54	VCC = 4 V to 13 V		1	10	%
Triangular wave oscillator	ck (OS	Frequency stability for temperature	∆f/fdt	50, 53, 56, 57, 60, 61, 62, 64, 51, 54	Ta = -30 °C to +85 °C		1*		%
/ave	old	Output voltage	VB	36	_	1.980	2.000	2.020	V
		SYNC input condition	VIH	50	Input "H" level	2.0			V
			VIL	50	Input "L" level	0		0.8	V
		Input current	Isync	35	SYNC = 5 V		50	100	μΑ

^{*:} Standard design value.

(Continued)

(Ta = +25 °C, VCC = 9 V, VSS = 4.4 V, VDD = 5 V)

	Parameter	Sym-	Pin No.	Conditions		Value	;	Unit
	raiailletei	bol	FIII NO.	Conditions	Min.	Тур.	Max.	Oilit
	Threshold voltage	V _{тн}	47, 44, 41, 38, 10	FB = 1.35 V	1.23	1.25	1.27	V
	V⊤ temperature stability	ΔVτ/ Vτ	47, 44, 41, 38, 10	$Ta = -30 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$		0.5*	_	%
	Input bias current	Ів	46, 43, 40, 37, 11	-IN = 0 V (CH1 to CH4, CH7)	-320	-60	_	nA
			12	+IN = 1 V (CH7)	8	10	15	μΑ
olock (H7)	Voltage gain	Av	47, 44, 41, 38, 10	DC	60	100	_	dB
Error amplifier block (CH1 to CH4, CH7)	Frequency bandwidth	Bw	47, 44, 41, 38, 10	Av = 0 dB	_	1.2*	_	MHz
ror am H1 to	Output voltage	Vон	47, 44, 41, 38, 10	_	2.2	2.4	_	V
回 (C	Output voltage	Vol	47, 44, 41, 38, 10	_		50	200	mV
	Output source current	Isource	47, 44, 41, 38, 10	FB = 1.35 V		-2.0	-1.0	mA
	Output sink current	İsink	47, 44, 41, 38, 10	FB = 1.35 V	70	140	_	μΑ
	Input offset voltage	Vio	20, 21, 14, 15	FB = 1.35 V	_		10	mV
	V _⊤ temperature stability	ΔVτ/ Vτ	20, 21, 14, 15	$Ta = -30 ^{\circ}\text{C to} + 85 ^{\circ}\text{C}$	_	0.5*	_	%
			22, 16	FB = 1.35 V	-260	-40		nA
쑹	Input bias current	Ів	21, 15	-IN = 0 V	-120	-30		nA
. bol 6)			18	FB = 1.35 V	-120	-30		nA
Error amplifier bolck (CH5, CH6)	Common mode input voltage range	Vсм	20, 14		0	_	Vcc – 1.8	V
rar (C	Voltage gain	A۷	20, 14	DC	60	100		dB
Erro	Frequency bandwidth	Bw	20, 14	Av = 0 dB	_	1.2*	_	MHz
	Output voltage	Vон	20, 14	<u> </u>	2.2	2.4	_	V
		Vol	20, 14	_		50	200	mV
	Output source current	Isource	20, 14	FB = 1.35 V	_	-2.0	-1.0	mA
	Output sink current	Isink	20, 14	FB = 1.35 V	70	140		μΑ

^{*:} Standard design value.

(Continued)

(Ta = +25 °C, VCC = 9 V, VSS = 4.4 V, VDD = 5 V)

	Devementes	Sym-	Pin No.	Canditions		Value	r v, v	Unit
	Parameter	bol	Pin No.	Conditions	Min.	Тур.	Max.	Unit
	Input offset voltage	Vio	4, 5	FB = 0.55 V	-15	0	15	mV
	lanut biog gurrant		6	+IN = 0 V	-100	-20	_	nA
ठ	Input bias current	Ів	5	FB = 0.55 V	-50	-10	_	nA
Error amplifier bolck (CH8)	Common mode input voltage range	Vсм	4	_	0	_	Vcc - 0.9	V
CH (CH	Voltage gain	Av	4	DC	60	75	_	dB
or a	Frequency bandwidth	Bw	4	AV = 0 dB	_	1.2*	_	MHz
Erro	Output voltage	Vон	4	_	1.1	1.3	_	V
	Output voltage	Vol	4	_	_	5	200	mV
	Output source current	Isource	4	FB = 0.55 V	_	-2.0	-1.0	mA
	Output sink current	Isink	4	FB = 0.55 V	60	140	_	μΑ
lock SCP)	Throphold voltage	\/	50, 53, 56, 57	CH1 to CH4	0.97	1.00	1.03	V
omp. b CH4, 3	Threshold voltage	Vтн	62	+IN = 1 V (CH7)	0.77	0.80	0.83	V
SCP Comp. block (CH1 to CH4, SCP)	Input bias current	Ів	46, 43, 40, 11, 37	-IN = 0 V	-320	-60	_	nA
P.K	Input offset voltage	Vıo	60, 61	_	0.55	0.60	0.65	V
SCP Comp. block (CH5,CH6 SCP)	Input bias current	Ів	23, 17	-IN (C) = 0 V	-200	-40	_	nA
SCP C (CH5,0	Common mode input voltage range	Vсм	60, 61	_	0	_	Vcc - 1.8	V
	Input offset voltage	Vio	64	_	-15	0	15	mV
.O	Input bias current	Ів	7	FB = 0.55 V	-50	-10		nA
SCP Comp. block (CH8 SCP)	Common mode input voltage range	Vсм	64	_	0	_	Vcc - 0.9	V
	Threshold voltage	V _{T0}	50	Duty cycle = 0%	0.9	1.0	_	V
) (2	Threshold voltage	V _{T100}	50	Duty cycle = 100%	_	1.73	1.83	V
PWM Comp. block (CH1 to CH7)	Input bias current	Іртс	48, 45, 42, 39, 19, 13, 9	DTC = 0.4 V (CH1 to CH7)	-1.0	-0.3	_	μΑ

^{*:} Standard design value.


(Continued)

 $(Ta = +25 \, ^{\circ}C, \, VCC = 9 \, V, \, VSS = 4.4 \, V, \, VDD = 5 \, V)$


	D	Svm-	D' N-	(1a = +25 °C, VCC =	5 1, 10	Value	·, ·, ·	
	Parameter	Sym- bol	Pin No.	Conditions	Min.	Тур.	Max.	Unit
omp. CH8)	Threshold voltage	Vто	64	Duty cycle = 0%	0.2	0.3		V
PWM Comp. block(CH8)	Tilleshold voltage	V _{T100}	64	Duty cycle = 100%	_	0.8	0.9	V
¥ (c)	Output source current	Isource	50, 53, 56, 57, 60, 61, 62	Duty ≤ 5%, OUT = 4.4 V		-100	_	mA
Output block (CH1 to CH7) (Drive-1)	Output sink current	İsink	50, 53, 56, 57, 60, 61, 62	Duty ≤ 5%, OUT = 9 V		80	_	mA
Outp (CH1 (D	Output ON resistor	Rон	50, 53, 56, 57, 60, 61, 62	OUT = -15 mA		22	35	Ω
	Output ON resistor	RoL	50, 53, 56, 57, 60, 61, 62	OUT = 15 mA		17	26	Ω
lock (H2)	Output source current	Isource	51, 54	Duty ≤ 5%, OUT = 0 V		-110	_	mA
Output block (CH1, CH2) (Drive-2)	Output sink current	İsink	51, 54	Duty ≤ 5%, OUT = 5 V		100	_	mA
09	Output ON resistor		51, 54	OUT = -15 mA	_	20	32	Ω
	Output ON Tesistor	Rol	51, 54	OUT = 15 mA	_	16	25	Ω
lock rrive)	Output source current	Isource	64	$RB = 24 \text{ k}\Omega,$ $OUT = 0.7 \text{ V}$	-2.6	-2.0	-1.4	mA
Output block (CH8) (Drive)	Output sink current	İsink	64	Duty ≤ 5%, OUT = 0 V	_	40	_	mA
block CTL-4)	CTL input condition	ViH	28, 29, 30, 31	Active mode	1.5	_	13	V
out bloo to CT CTL)	o 12 mpat containon	VIL	28, 29, 30, 31	Standby mode	0	—	0.5	V
Output I (CTL-1 to (CTI	Input current	Ість	28, 29, 30, 31	CTL = 5 V		100	200	μΑ
		Iccs	27	CTL-1 = 0 V			10	μΑ
	Standby current	Iccs (O)	58, 59	CTL-1 = 0 V	_	_	10	μΑ
<u>a</u>		IDDS	52	CTL-1 = 0 V	_	_	10	μΑ
General	Power supply current	Icc	27, 58, 59	CTL-1 = CTL-2 = CTL-3 = CTL-4 = 5 V		7	11	mA
	Fower supply current	ldd	52	CTL-1 = CTL-2 = CTL-3 = CTL-4 = 5 V			10	μА

^{*:} Standard design value.

■ TYPICAL CHARACTERISTICS










(Continued)


Error amplifier gain and phase vs. frequency (CH1)







Error amplifier gain and phase vs. frequency (CH5)





Error amplifier gain and phase vs. frequency (CH8)





■ FUNCTIONS

1. DC-DC Converter Functions

(1) Reference voltage generator

The reference voltage generator generates a temperature-compensated reference voltage (typically \pm 2.5 V) from the voltage supplied from the power supply terminal (pin 27). The voltage is used as the reference voltage for the IC's internal circuitry.

The reference voltage can supply a load current of up to 1 mA to an external device through the VREF terminal (pin 24).

(2) Triangular-wave oscillator circuit

The triangular wave oscillator incorporates a timing capacitor and a timing resistor connected respectively to the CT terminal (pin 34) and RT terminal (pin 33) to generate triangular oscillation waveform CT (amplitude of 0.3 to 0.8 V), CT1 (amplitude 1.0 to 1.73 V in phase with CT), or CT2 (amplitude 1.0 to 1.73 V in inverse phase with CT).

CT1 and CT2 are input to the PWM comparator in the IC.

(3) Error amplifier (Error Amp.)

The error amplifier detects the DC/DC converter output voltage and outputs PWM control signals. It supports a wide range of in-phase input voltages from 0 V to "Vcc - 1.8 V" (channels 1 to 7), allowing easy setting from the external power supply.

In addition, an arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the output pin to inverted input pin of the error amplifier, enabling stable phase compensation to the system.

(4) PWM comparator (PWM Comp.)

The PWM comparator is a voltage-to-pulse width converter for controlling the output duty depending on the input voltage.

Channels 1, 2 main sides, channel 3 to 8

: The comparator keeps the output transistor on while the error amplifier output voltage and DTC voltage remain higher than the triangular wave voltage.

Channels 1, 2 synchronous rectification sides: The comparator keeps the output transistor on while the error amplifier output voltage remain lower than the triangular wave voltage.

(5) Output circuits

The output circuits on the main side and on the synchronous rectification side are both in the totem pole configuration, capable of driving an external PNP transistor (channels 1,2 main sides, channels 3 to 7), NPN transistor (channel 8), and N-channel MOSFET (channels 1,2 synchronous rectification sides).

2. Channel Control Function

Channels are turned on and off depending on the voltage levels at the CTL-1 terminal (pin 28), CTL-2 terminal (pin 29), CTL-3 terminal (pin 30), and CTL-4 terminal (pin 31).

Channel On/Off Setting Conditions

	Voltage level at CTL pin			Channel on/off state					
CTL-1	CTL-2	CTL-3	CTL-4	Power	CH8 CH1, 3, 4	CH2	CH5, 6	СН7	
L	×	×	×	× OFF (Si			state)		
		L	L				OFF	OFF	
		Н		OFF	OIT	ON			
		Н	L	ON		OFF	ON	OFF	
Н		11	Н			ON	ON		
11		L	L		IN		OFF	OFF	
	Н		Н			ON	OFF	ON	
		Н	L			ON	ON	OFF	
		П	Н				ON	ON	

×: Undefined

3. Protective Functions

(1) Timer-latch short-circuit protection circuit

The short-circuit detection comparator in each channel detects the output voltage level and, if any channel output voltage falls below the short-circuit detection voltage, the timer circuits is actuated to start charging the external capacitor C_{SCP} connected to the CSCP terminal (pin 26).

When the capacitor voltage reaches about 0.70 V, the circuit is turned off the output transistor and sets the dead time to 100%.

To reset the actuated protection circuit, turn the power supply on back. (See "SETTING TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT".)

(2) Undervoltage lockout protection circuit

The transient state or a momentary decrease in supply voltage, which occurs when the power supply is turned on, may cause the IC to malfunction, resulting in breakdown or degradation of the system. To prevent such malfunctions, the undervoltage lockout protection circuit detects a decrease in internal reference voltage with respect to the power supply voltage, turns off the output transistor, and sets the dead time to 100% while holding the CSCP terminal (pin 26) at the "L" level.


The circuit restores the output transistor to normal when the supply voltage reaches the threshold voltage of the undervoltage lockout protection circuit.

4. Soft Start Operation


(1) Description

• When the CTL-1 to CTL-4 pins are driven high ("H" level)

The channel-8 output voltage is soft-started by the capacitor (C_{+IN8}) connected to the +IN8 terminal (pin 6). The capacitor (Cs) connected to the CS terminal (pin 32) starts being charged and the output voltages of channels 1 to 4 and channel 8 are soft-started by the error amplifier in proportion to the CS pin voltage.



• When the CTL-2 (CTL-4) terminal is driven low ("L" level) after channels 1, 3, 4, and 8 have been soft-started The capacitor (Cs) connected to the CS terminal (pin 32) starts being charged. The channel-2 (channel-7) output voltage is soft-started by the error amplifier in proportion to the CS pin voltage.



(2) Setting Soft Start

• Channel-8 soft start

Channel 8 can be soft-started by connecting a capacitor between the DTC8 terminal (pin 3) and GND. The soft start time depends on the input voltage and load current.

• Channel 1 to 4 and channel 7 soft start

Soft start time

$$ts[s] = 1.25 \times Cs[\mu F]$$

Note: The short-circuit detection function remains working even during soft start operation of channels 1 to 4 and 7.

• Channel-5, 6 soft start

Channel 5 can be soft-started by connecting a capacitor between the +IN5 terminal (pin 22) and GND.

Channel 6, like channel 5, can be soft-started by connecting a capacitor between the +IN6 terminal (pin 16) and GND.

■ SETTING THE OSCILLATION FREQUENCY


The oscillation frequency can be set by connecting the timing capacitor (C_T) to the CT terminal (pin 34) and the timing resistor (R_T) to the RT terminal (pin 33).

Oscillation frequency


$$\mathsf{fosc}\;(\mathsf{kHz}) \, \doteqdot \, \frac{550000}{\mathsf{C}_\mathsf{T}\,(\mathsf{pF})\,\times\mathsf{R}_\mathsf{T}\,(\mathsf{k}\Omega)}$$


■ SETTING THE OUTPUT VOLTAGE


• CH1 to CH4



• CH5, CH6








■ SAMPLE POWER SUPPLY USING CHANNEL 8 AS SELF-POWER SUPPLY

Using channel 8 as the self-power supply, the MB3881 can support a wide range of supply voltages and operate at low input voltage (Vin \geq 1.8 V).

The following example shows sample power supply using a transformer.



The following settings are used in "APPLICATION EXAMPLE".

- VSS(O) is set to the number of turnings that produces Vin 1.8 V.
- VCC and VCC(O) are set to the number of turnings that produces Vin + 2.2 V.


Note that, because channels 1 to 4 operate at VCC \geq 4 V, they must be set to the number of turnings that produces Vin + 2.2 V or more so that they operate at Vin \geq 1.8 V.

■ SETTING THE OUTPUT CURRENT


The output circuit (drive 8) is structured as illustrated below (in the output circuit diagram). As found in "Output Current Waveform" below, the source current value of the output current waveform has a constant current setting.

Note that the source current is set by the following equation:

Output source current : (V_B / R_B) \times 80 \doteqdot 48 / R_B[A] (V_B \doteqdot 0.6 V)



In the output circuit diagram



Output current waveform

■ SETTING TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT

The short detection comparator (SCP comparator) in each channel monitors the output voltage.


While the switching regulator load conditions are stable on all channels, the LOG_SCP output remains at "H" level, transistor Q1 is turned on, and the CSCP terminal (pin 26) is held at "L" level.

If the load condition on a channel changes rapidly due to a short of the load, causing the output voltage to drop, the output of the short detection comparator on that channel goes to "H" level. This causes transistor Q1 to be turned off and the external short protection capacitor C_{SCP} connected to the CSCP terminal to be charged at 1.0 μ A.

When the capacitor C_{SCP} is charged to the threshold voltage (VTH \pm 0.70 V), the latch is set and the external FET is turned off (dead time is set to 100%). At this point, the latch input is closed and the CSCP terminal is held at "L" level.

Short detection time (tpe)

$$t_{PE}$$
 (s) $\neq 0.70 \times C_{SCP}$ (μF)




Timer-latch short circuit protection circuit

■ SETTING FOR EXTERNAL SYNCHRONOUS OSCILLATION

For external synchronous operation, connect the timing capacitor (C_T) to the CT terminal (pin 34) and the timing resistor (R_T) to the RT terminal (pin 33).

In this case, select the C_T and R_T so that the oscillation frequency is 5% to 10% lower than the frequency of the external synchronous signal excluding the setting error of the oscillation frequency.

The duty cycle (T1/T) of the external synchronous signal must be set within a range from 10% to 90%.



Note: If the external synchronous pulse is not input, the device is started with free-run oscillation.

For free-run oscillation, set the SYNC terminal (pin 35) to "Lo" or "HiZ" level.


The external synchronization circuit starts operation after a VREF rise.

The CT pin oscillation frequency at startup is 500 kHz when the voltage at the VB terminal (pin 36) is 2 V with CT = 100 pF and RT = 11 k Ω .

If the triangular wave has superimposed noise during external synchronous oscillation, insert a CR filter.

■ TREATMENT WITHOUT USING CSCP


When you do not use the timer-latch short protection circuit, connect the CSCP terminal (pin 26) to GND with the shortest distance



Treatment when not using CSCP

■ TREATMENT FOR KILLING THE SOFT START FEATURE

To disable the channel 1 to 4, 7 soft start function, leave the CS terminal (pin 32) open. To disable the channel 8 soft start function, remove the capacitor from the +IN8 terminal (pin 16).



When no soft start time is set


■ SETTING THE DEAD TIME

When the device is set for step-up inverted output based on the step-up or step-up/down Zeta method or flyback method, the FB pin voltage may reach and exceed the rectangular wave voltage due to load fluctuation. If this is the case, the output transistor is fixed to a full-ON state (ON duty = 100%). To prevent this, set the maximum duty of the output transistor. To set it, set the voltage at the DTC1 terminal (pin 48) by applying a resistive voltage divider to the VREF voltage as shown below.


When the voltage at the DTC1 terminal (pin 48) is higher than the triangular wave voltage (CT1), the output transistor is turned on. The maximum duty calculation formula assuming that triangular wave amplitude \pm 0.73 V and triangular wave minimum voltage \pm 1.0 V is given below. (Same to other channels.)

DUTY (ON) max
$$\Rightarrow \frac{Vdt - 1.0 \text{ V}}{0.73 \text{ V}} \times 100[\%]$$
, Vdt = $\frac{Rb}{Ra + Rb} \times VREF$

When the DTC1 terminal (pin 48) is not used, connect it directly to the VREF terminal (pin 24) as shown below. (Same to other channels.)




When using DTC to set dead time (Same to other channels.) (CH1)





When no soft start time is set (Same to other channels.) (CH 1)

■ APPLICATION EXAMPLE

General view







• Enlarged view of C FB8 Θ-VSS(0) (1.8 V) FR32 −IN8 VCC(0) (5.8 V) R40 C46 10 kΩ 1 μF OUT8 《CH8》 C20 100 pF RB8 R8 "" 12 kΩ R48 68 kΩ R49 10 kΩ R41 D1 R42 R42 20 kΩ DTC8 GND(O)-2 VCC CTL-2 🗐 (B) CTL-1 H: ON (Power/CH1, 3, 4, 8) CTL-3 🚳 L: OFF (Standby mode) CTL-4 (31) C30 <u></u> 0.1 μ<u>F</u> (64 pin) VB 🔞 C32 <u>Ι</u> 0.1 μΕ Synchronous signal SYNC RT CT C31 R45 ₹ T100 pF CSCP VREF C29 0.1 µF GND 3 V ~ 5 V - 1 1 1 1

■ PARTS LIST

COMPONENT	ITEM	SPECII	FICATION	VENDOR	PARTS No.
Q1 to Q7	PNP Tr) = -12 V	SANYO	CPH3106
Q8	NPN Tr	VCEO = 15 V		SANYO	CPH3206
Q9, Q10	FET	VDS	S = 30 V	Fairchild	NDS355AN
D1 to D9	Diode	VF = 0.42 V (r	max.) , IR = 1 mA	ORIGIN	F1J2H
D10 to D13	Diode	VF = 0.77 V, I	$R = 10 \mu A (max.)$	ORIGIN	F02J9
L1	Coil	33 μΗ	$0.69~\text{A},148~\text{m}\Omega$	TDK	SLF6028T-330MR69
L2, L3	Coil	15 μΗ	1 A, 74.5 m Ω	TDK	SLF6028T-150M1R0
L4	Coil	6.8 μH	1.5 A, 35.4 m $Ω$	TDK	SLF6028T-6R8M1R5
L5	Coil	15 μΗ	1A, 74.5 m Ω	TDK	SLF6028T-150M1R0
L6	Coil	6.8 μΗ	1.5 A, 35.4 m Ω	TDK	SLF6028T-6R8M1R5
L7	Coil	15 μΗ	1 A, 74.5 m Ω	TDK	SLF6028T-150M1R0
L8, L9	Coil	33 μΗ	$0.69~\mathrm{A},148~\mathrm{m}\Omega$	TDK	SLF6028T-330MR69
L10, L11	Coil	15 μΗ	1 A, 74.5 m Ω	TDK	SLF6028T-150M1R0
T1	Transformer			SUMIDA	CLQ72B
C1 to C11	Ceramics Condensor	2.2 μF	16 V		
C13	Ceramics Condensor	2200 pF	50 V		
C14 to C16	Ceramics Condensor	3900 pF	50 V		
C17	Ceramics Condensor	470 pF	50 V		
C18	Ceramics Condensor	680 pF	50 V		
C19	Ceramics Condensor	2200 pF	50 V		
C20	Ceramics Condensor	100 pF	50 V		
C21 to C30	Ceramics Condensor	0.1 μF	16 V		
C31	Ceramics Condensor	100 pF	50 V		
C32	Ceramics Condensor	0.1 μF	16 V		
C33 to C46	Ceramics Condensor	1 μF	25 V		
R1	Resistor	240 Ω	1/16 W		
R2 to R4	Resistor	75Ω	1/16 W		
R5	Resistor	$3~\mathrm{k}\Omega$	1/16 W		
R6	Resistor	1 kΩ	1/16 W		
R7	Resistor	$100~\Omega$	1/16 W		
R8	Resistor	12 kΩ	1/16 W		
R9 to R16	Resistor	1 kΩ	1/16 W		
R17	Resistor	12 kΩ	1/16 W		
R18, R19	Resistor	20 kΩ	1/16 W		
R20	Resistor	16 kΩ	1/16 W		
R21	Resistor	39 kΩ	1/16 W		
R22	Resistor	13 kΩ	1/16 W		
R23	Resistor	39 kΩ	1/16 W		
R24	Resistor	13 kΩ	1/16 W		
R25	Resistor	5.1 kΩ	1/16 W		
R26	Resistor	20 kΩ	1/16 W		
R27	Resistor	15 kΩ	1/16 W		
R28	Resistor	20 kΩ	1/16 W		
R29	Resistor	75 kΩ	1/16 W		
	Resistor	15 kΩ	1/16 W		
R30					
R30 R31	Resistor	130 kΩ	1/16 W		

(Continued)

COMPONENT	ITEM	SPECII	FICATION	VENDOR	PARTS No.
R33	Resistor	24 kΩ	1/16 W		
R34	Resistor	47 kΩ	1/16 W		
R35	Resistor	24 kΩ	1/16 W		
R36	Resistor	47 kΩ	1/16 W		
R37	Resistor	24 kΩ	1/16 W		
R38	Resistor	47 kΩ	1/16 W		
R39	Resistor	$30~\mathrm{k}\Omega$	1/16 W		
R40	Resistor	10 kΩ	1/16 W		
R41	Resistor	$36~\mathrm{k}\Omega$	1/16 W		
R42	Resistor	20 kΩ	1/16 W		
R43	Resistor	24 kΩ	1/16 W		
R44	Resistor	47 kΩ	1/16 W		
R45	Resistor	12 kΩ	1/16 W		
R46	Resistor	24 kΩ	1/16 W		
R47	Resistor	47 kΩ	1/16 W		
R48	Resistor	68 kΩ	1/16 W		
R49	Resistor	10 kΩ	1/16 W		

Note: SANYO: SANYO Electric Co., Ltd.


Fairchild : Fairchild Semiconductor Corporation


ORIGIN: Origin Electric Co., Ltd.

TDK: TDK Corporation

SUMIDA: Sumida Electric Co., Ltd.

■ REFERENCE DATA





Ta = +25 °C

VCC(O) = Vin + 2.2 V

VSS(O) = Vin - 1.8 V

5 V ouputt

50 100 150 200 250 300 350 400 450 500 Load current IL (mA)

84

82


80 78

76

74

72

70



■ USAGE PRECAUTION

1. Never use setting exceeding maximum rated conditions.

Exceeding maximum rated conditions may cause permanent damage to the LSI.

Also, it is recommended that recommended operating conditions be observed in normal use. Exceeding recommended operating conditions may adversely affect LSI reliability.

2. Use this device within recommended operating conditions.

Recommended operating conditions are values within which normal LSI operation is warranted.

Standard electrical characteristics are warranted within the range of recommended operating conditions and within the listed conditions for each parameter.

3. Printed circuit board ground lines should be set up with consideration for common impedance.

4. Take appropriate static electricity measures.

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.


5. Do not apply negative voltages.

The use of negative voltages below –0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.

ORDERING INFORMATION

Part number	Package	Remarks
MB3881PFF	64-pin plastic LQFP (FPT-64P-M16)	

■ PACKAGE DIMENSION



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211-8588, Japan

Tel: +81-44-754-3763 Fax: +81-44-754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, USA

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

F0004

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.