# ASSP For Power Supply Applications

# 6-ch DC/DC Converter IC

With Synchronous Rectification for voltage step-up and step-down

# **MB3827**

### DESCRIPTION

The MB3827 is a pulse width modulation (PWM) type 6-channel DC/DC converter IC with, synchronous rectification for voltage step-up and step-down. The MB3827 is ideal for low voltage, high efficiency, compact applications and for down conversion and up/down conversion (with two types of voltage step-up/step-down methods allowing input/output relations to be set independently).


In addition the MB3827 features a built-in self-supply power channel (channel 7) providing a wide range of supply voltages, and operates from two dry-cell batteries.

This product is ideal for high performance portable devices such as digital still cameras.


# FEATURES

- Compatible with step-up/step-down switching methods (channel 1)
- Compatible with step-up/step-down Zeta methods (channels 2 to 6)
- Synchronous rectification (channels 1 and 2)
- Low start-up voltage : 1.8 V (channel 7 for self-power supply)
- Power supply voltage range : 4 V to 13 V (channels 1 to 6)
- Built-in high-precision reference voltage generator : 2.5 V±1%
- · Oscillator frequency range : 100 kHz to 800 kHz
- Error amplifier output for soft start (channels 1 to 6)

#### PACKAGE



### ■ PIN ASSIGNMENT



# ■ PIN DESCRIPTION

Pin N	lo.	Symbol	I/O	Descriptions
	45	FB1	0	Channel 1 error amplifier output pin.
	44	–IN1	I	Channel 1 error amplifier inverted input pin.
	43	DTC1-1	I	Channel 1 step-down main side dead time control pin.
	42	DTC1-3	I	Channel 1 step-up main side dead time control pin.
CH 1	41	DTC1-4	I	Channel 1 step-up synchronous rectifier side dead time control pin.
СПІ	52	OUT1-1	0	Channel 1 step-down main side output pin.
	50	OUT1-2	0	Channel 1 step-down synchronous rectifier side output pin.
	47	RB1	—	Channel 1 step-up main side output current setting pin.
	49	OUT1-3	0	Channel 1 step-up main side output pin.
48		OUT1-4	0	Channel 1 step-up synchronous rectifier side output pin.
	38	FB2	0	Channel 2 error amplifier output pin.
	39	–IN2	I	Channel 2 error amplifier inverted input pin.
CH 2	40	DTC2	I	Channel 2 dead time control pin.
	55	OUT2-1	0	Channel 2 main side output pin.
	57	OUT2-2	0	Channel 2 synchronous rectifier side output pin.
	37	FB3	0	Channel 3 error amplifier output pin.
CH 3	36	–IN3	I	Channel 3 error amplifier inverted input pin.
0113	35	DTC3	I	Channel 3 dead time control pin.
	60	OUT3	0	Channel 1 error amplifier inverted input pin.Channel 1 step-down main side dead time control pin.Channel 1 step-up main side dead time control pin.Channel 1 step-up synchronous rectifier side dead time control pin.Channel 1 step-down main side output pin.Channel 1 step-down synchronous rectifier side output pin.Channel 1 step-up main side output current setting pin.Channel 1 step-up main side output current setting pin.Channel 1 step-up main side output pin.Channel 1 step-up main side output pin.Channel 2 error amplifier output pin.Channel 2 error amplifier output pin.Channel 2 dead time control pin.Channel 2 dead time control pin.Channel 2 main side output pin.Channel 3 error amplifier output pin.Channel 3 error amplifier output pin.Channel 3 error amplifier inverted input pin.Channel 3 dead time control pin.Channel 3 dead time control pin.Channel 4 error amplifier output pin.Channel 4 error amplifier output pin.Channel 4 error amplifier inverted input pin.Channel 4 error amplifier inverted input pin.Channel 4 dead time control pin.Channel 4 error amplifier inverted input pin.Channel 5 error amplifier i
	20	FB4	0	Channel 4 error amplifier output pin.
CH 4	21	–IN4	I	Channel 4 error amplifier inverted input pin.
0114	22	DTC4	Ι	Channel 4 dead time control pin.
	61	OUT4	0	Channel 4 output pin.
	19	FB5	0	Channel 5 error amplifier output pin.
	18	–IN5	Ι	Channel 5 error amplifier inverted input pin.
CH 5	17	–IN(C)5	Ι	Channel 5 short detection comparator input pin.
	16	DTC5	I	Channel 5 dead time control pin.
	62	OUT5	0	Channel 5 output pin.


(Continued)

Pin N	lo.	Symbol	I/O	Descriptions
	10	-IN(A)6	I	Channel 6 inverted amplifier input pin.
	11	OUT(A)6	0	Channel 6 inverted amplifier output pin.
	13	FB6	0	Channel 6 error amplifier output pin.
CH 6	12	–IN6	I	Channel 6 error amplifier inverted input pin.
	14	-IN4(C)6	Ι	Channel 6 short detection comparator input pin.
	15	DTC6	I	Channel 6 dead time control pin.
	63	OUT6	0	Channel 6 output pin.
(/	5	FB7	0	Channel 7 error amplifier output pin.
(Idd	6	-IN7-1	I	Channel 7 error amplifier 1 inverted input pin.
CH 7 (for self power supply)	8	+IN7	I	Channel 7 error amplifier non-inverted input pin.
	7	-IN7-2	I	Channel 7 error amplifier 2 inverted input pin.
	9	DTC7	I	Channel 7 dead time control pin.
or se	1	OUT7	0	Channel 7 output pin.
(fc	2	RB7	—	Channel 7 output current setting pin.
ar-Wave r Circuit	33	RT	_	Triangular wave frequency setting resistor connection pin.
Triangular-Wave Oscillator Circuit	34	СТ	_	Triangular wave frequency setting capacitor connection pin.
	27	CTL1-4, 7	I	Power supply control circuit pin.(channel 1 to 4 and 7) "H" level: Power supply active mode "L" level: Standby mode
	28	CTL5	I	Channel 5 control circuit pin. When CTL1-4,7 pins = "H" level "H" level: Channel 5 in active mode "L" level: Channel 5 in standby mode
Control Circuit	29	CTL6	I	Channel 6 control circuit pin. When CTL1-4,7 pins = "H" level "H" level: Channel 6 in active mode "L" level: Channel 6 in standby mode
	23	-IN(C)8	I	Short detection comparator input pin.
	31	CSCP	—	Short protection circuit capacitor connection pin.
	30	CS1-6	—	Soft start circuit capacitor connection pin (channel 1 to 6).
	4	XENB1-6	I	VREF control pin (channel 1 to 6 output control pin). When CTL1-4, 7 pin = "H" "H" level: VREF "L" level, channel 1 to 6 output "OFF" "L" level: VREF "H" level, channel 1 to 6 output "active"


Pin N	lo.	Symbol	I/O	Description
	26	VCC		Reference voltage and control circuit power supply pin.
	53	VCC(O)1,2		Output circuit power supply pin (Channel 1, 2).
	58	VCC(O)3,4	_	Output circuit power supply pin (Channel 3, 4).
	64	VCC(O)5,6,7	_	Output circuit power supply pin (Channel 5, 6, 7).
	54	VSS(O)1,2	_	Main side output circuit power supply pin (Channel 1, 2).
Power Supply Circuit	51	VG(O)1	_	Step-up synchronous rectifier side output circuit power supply pin (Channel 1).
er St ircu	59	VSS(O)3,4,5,6		Output circuit power supply pin (Channel 3, 4, 5, 6).
o C C	24	VREF	0	Reference voltage output pin.
<u>с</u>	32	VB	0	Triangular wave oscillator regulator output pin.
	25	GND	_	Ground pin.
	46	GND(O)1	_	Output circuit ground pin (Channel 1).
	56	GND(O)2,3,4	_	Output circuit ground pin (Channel 2, 3, 4).
	3	GND(O)5,6,7		Output circuit ground pin (Channel 5, 6, 7).

# BLOCK DIAGRAM


#### • General view




• Enlarged view of A



• Enlarged view of B



• Enlarged view of C



### ABSOLUTE MAXIMUM RAGINGS

Parameter	Symbol	Conditions	Rat	Unit		
Farameter	Symbol	Conditions	Min.	Max.	Onit	
Dower oursely veltage	Vcc	—	—	17	V	
Power supply voltage	Vg	—	—	17	V	
Output current	lo	OUT pin	—	20	mA	
Peak output current	lo	OUT pin, Duty ≤ 5%	—	200	mA	
Power dissipation	PD	Ta ≤ +25°C	—	1000*	mW	
Storage temperature	Tstg	—	-55	+125	°C	

\* : The packages are mounted on the dual-sided epoxy board (10 cm  $\times$  10 cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Cumhal	Conditions		Value		11	
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Dewer events veltere	N/	Channel 7	1.8	9	13	V	
Power supply voltage	Vcc	Channel 1 to 6	4	9	13	V	
Reference voltage output current	lor	—	-1		0	mA	
Input voltage	Vin	+IN,-IN,-IN(C) pin	0		Vcc – 1.8	V	
Control input voltage	Vctl	CTL pin	0		13	V	
Output current	lo	OUT pin	1	2	15	mA	
Output current setting resistor	Rв	RB pin	2.2	24	51	kΩ	
Triangular wave oscillator frequency	fosc	_	100	500	800	kHz	
Timing capacitor	Ст		47	100	1000	pF	
Timing resistor	R⊤		13	18	47	kΩ	
Soft stort conscitor	Cs	—	_	0.1	1.0	μF	
Soft-start capacitor	Сртс	DTC7 pin	_	1	10	μF	
Short detection capacitor	CSCP	—	—	0.1	1.0	μF	
Operating ambient temperature	Та	_	-30	+25	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# ■ ELECTRICAL CHARACTERISTICS

Parameter		0 miles	Din No		Value			Unit
	Parameter	Symbol	Pin No.	Conditions	Min.	Тур.	Max.	Unit
Ð	Output voltage	Vref	24	_	2.475	2.5	2.525	V
Reference voltage block (Ref)	Output voltage temperature stability	$\Delta V_{REF}$ /V_{REF}	24	Ta = -30°C to +85°C		0.5*	_	%
ence ock (	Input stability	Line	24	Vcc = 4 V to 13 V	-10		10	mV
blc	Load stability	Load	24	VREF = 0 mA to -1 mA	-10		10	mV
Re	Short-circuit output current	los	24	VREF = 2 V	-20	-5	-1	mA
ge ction /LO)	Threshold voltage	Vтн	52	Vcc = _	2.6	2.8	3.0	V
Under voltage ckout protectio circuit block H1 to 6) (UVL(	Hysteresis width	Vн	52	_		0.2	_	V
Under voltage lockout protection circuit block (CH1 to 6) (UVLO)	Reset voltage	Vrst	52	—	1.35	1.50	1.65	V
Under voltage lockout protection circuit block (CH7) (UVLO)	Threshold voltage	Vтн	1	Vcc = _	1.3	1.5	1.7	V
Soft-start block (CS)	Input standby voltage	Vsтв	30	_	_	50	100	mV
Soft-stal block (CS)	Charge current	lcs	30	_	-1.4	-1.0	-0.6	μΑ
×	Threshold voltage	Vth	31	—	0.63	0.68	0.73	V
cuit bloc	Input standby voltage	VSTB	31		_	50	100	mV
ort circ ection b (SCP)	Input latch voltage	Vi	31	_		50	100	mV
Short circuit detection block (SCP)	Input source current	Icscp	31	_	-1.4	-1.0	-0.6	μA
/eform ock	Oscillator frequency	fosc	52,50,49,48, 55,57,60,61, 62,63		450	500	550	kHz
Triangular waveform oscillator block (OSC)	Frequency voltage stability	∆ <b>f/f</b> d∨	52,50,49,48, 55,57,60,61, 62,63	Vcc = 4 V to 13 V	_	1	10	%
Triang osc	Frequency temperature stability	<b>∆f/f</b> dτ	52,50,49,48, 55,57,60,61, 62,63	Ta = -30°C to +85°C	—	1*	—	%

\*: Standard design value.

(Continued)

	Demonster		Dia Ma	Canditiana		Value		l Init
	Parameter	Symbol	Pin No	Conditions	Min.	Тур.	Max.	Unit
	Threshold voltage	Vтн	45,38,37, 20,19,13	FB = 1.0 V	1.45	1.50	1.55	V
	V⊤ temperature stability	ΔVτ /Vτ	45,38,37, 20,19,13	Ta = -30°C to +85°C	_	0.5*	_	%
	Input bias current	Ів	45,39,36,2 1	-IN = 0 V (CH1 to 4)	-320	-80	_	nA
			18,12	-IN = 0 V (CH5,6)	-120	-30		nA
olock 3)	Voltage gain	Av	45,38,37, 20,19,13	DC	60	100	_	dB
Error amplifier block (CH1 to CH6)	Frequency bandwidth	Bw	45,38,37, 20,19,13	$A_V = 0 dB$	_	1.0*	_	MHz
ror am (CH1	Output voltage	Vон	45,38,37, 20,19,13	_	2.2	2.4	_	V
Ш	Oulput voltage	Vol	45,38,37, 20,19,13	_	_	20	200	mV
	Output source current	ISOURCE	45,38,37, 20,19,13	FB = 1.35 V	_	-2.0	-1.0	mA
		Isink		FB = 1.35 V (CH1)	50	100	—	μΑ
	Output sink current		45,38,37, 20,19,13	FB = 1.35 V (CH2)	65	130	_	μΑ
			20,10,10	FB = 1.35 V(CH3 to 6)	75	150	_	μA
		Vio	6	-IN2 = 0V, FB = 0.55V		—	1.55 — — — — — 200	mV
	Input offset voltage	VIO	7	+IN = 0 V	1.45	1.55	1.55 — — — — — 200 —1.0 — 200 1.65 — 30 — Vcc- 0.9 — Vcc- 0.9 — 200	V
	V⊤ temperature stability	ΔVτ /Vτ	5	$Ta = -30^{\circ}C \text{ to } +85^{\circ}C$	_	0.5*	_	%
×	Input biog ourrept	la la	7	-IN2 = Vcc	_	15	30	μA
oloci	Input bias current	В	8	+IN = 0 V	-100	-20	_	nA
Error amplifier block (CH7)	Common mode input voltage rage	Vсм	5	_	0	_		V
am (C	Voltage gain	Av	5	DC	60	75		dB
irror	Frequency bandwidth	BW	5	$A_V = 0 dB$		1.0*	—	MHz
ш	Output voltage	Vон	5	—	1.1	1.3	—	V
		Vol	5	—	—	20	200	mV
	Output source current	ISOURCE	5	FB = 0.55 V	_	-2.0	-1.0	mA
	Output sink current	Isink	5	FB = 0.55 V	65	130	_	μA

\*: Standard design value.

(Continued)

	Deremeter	Sym-	Din No	Conditions		Value		Unit
	Parameter Threshold voltage		Pin No.	Conditions	Min.	Тур.	Max.	Unit
	Threshold voltage	Vтн	11	—	-10	0	10	mV
	Input bias current	Ів	10	-IN = -0.1 V	-120	-30	_	nA
Inverse amplifier block (CH6) (INV Amp.)	Voltage gain	Av	11	DC	60	100	_	dB
mplij CHG mp.)	Frequency bandwidth	BW	11	$A_V = 0 dB$		1.0*	—	MHz
≤ Ai Ai Ai	Output voltage	Vон	11	—	2.2	2.4	—	V
vers bloc (IN	Oulput voltage	Vol	11	—		20	100	mV
Ē	Output source current	ISOURCE	11	OUT = 1.26 V		-2.0	-1.0	mA
	Output sink current	Isink	11	OUT = 1.26 V	75	150	—	μΑ
tion block Comp.)	Threshold voltage	Vтн	52,50,49, 48,55,57, 60,61	_	0.97	1.00	1.03	V
on Short detection ock comparator block omp.) (CH1-4) (SCP Comp.)	Input bias current	Ів	44,39,36, 21	-IN = 0 V	-320	-80	_	nA
ction block Comp.)	Input offset voltage	Vio	62,63	_	1.22	1.26	1.30	V
Short detection comparator block (CH5,6)(SCP Comp.) (0	Input bias current	Ів	17,14,23	-IN(C) = 0 V	-200	-50	_	nA
Short detection comparator block (CH7)(SCP Comp.)	Threshold voltage	Vтн	1		0.8	0.9	1.0	v
	Threshold voltage	Vто	52	Duty cycle = 0 %	0.5	0.6	_	V
PWM comparator block (CH1) (PWM Comp1)	Theshold voltage	VT100	52	Duty cycle = 100 %		1.3	1.4	V

 $(Ta = +25^{\circ}C, Vcc = 9 V, Vss = 4.4 V, V_G = 11 V)$ 

\*: Standard design value.

(Continued)

Parameter		Cumbal	Pin No.	Conditions	Value			Unit
	Parameter	Symbol	Pin No.	Conditions	Min.	Тур.	Max.	Unit
mparator (CH1) Comp2)	Threshold voltage	Vt100	50	Duty cycle = 100 %	0.450	0.550	_	V
<ul> <li>PWM comparator block (CH2)</li> <li>PWM comparator block (CH1)</li> <li>block (CH1)</li> <li>blo</li></ul>		Vто	50	Duty cycle = 0 %	—	1.250	1.350	V
mparator (CH1) comp3)	Threshold voltage	Vто	49	Duty cycle = 0 %	1.0	1.1		V
	Threshold voltage	Vt100	49	Duty cycle = 100 %	_	1.8	1.9	V
mparator (CH1) comp4)	Threshold voltage	Vt100	48	Duty cycle = 100 %	0.980	1.080	1.080 —	V
PWM col block (PWM C	Threshold voltage	$V_{T100}$ 50       Duty cycle = 100 %       0.450       0.550 $V_{T0}$ 50       Duty cycle = 0 %        1.250       1.350 $V_{T0}$ 49       Duty cycle = 0 %       1.0       1.1 $V_{T00}$ 49       Duty cycle = 100 %        1.8       1.9 $V_{T100}$ 48       Duty cycle = 100 %       0.980       1.080 $V_{T0}$ 48       Duty cycle = 0 %        1.780       1.880	V					
mparator (CH2) comp1)	Threshold voltage	Vто	55	Duty cycle = 0 %	1.0	1.1	_	V
PWM co block (PWM C		Vt100	55	Duty cycle = 100 %	Min.Typ.Max.0 $0.450$ $0.550$ $$ $$ $1.250$ $1.350$ $1.0$ $1.1$ $$ $1.0$ $1.1$ $$ $$ $1.8$ $1.9$ $$ $1.780$ $1.880$ $$ $1.780$ $1.880$ $1.0$ $1.1$ $$ $0.980$ $1.080$ $$ $$ $1.780$ $1.880$ $0.960$ $1.060$ $$ $$ $1.760$ $1.860$ $$ $1.760$ $1.860$	V		
PWM comparator block (CH2) (PWM Comp2)	Threshold voltage	Vt100	57	Duty cycle = 100 %	0.960	1.060	_	V
PWM comparato block (CH2) (PWM Comp2)	Threshold voltage	Vто	57	Duty cycle = 0 %	_	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V	
nparator H3 to 6) Comp.)	Throshold voltage	Vто		Duty cycle = 0 %	1.0	1.1		V
PWM comparator block (CH3 to 6) (PWM Comp.)	Threshold voltage	VT100		Duty cycle = 100 %	_	1.8	1.9	V

\*: Standard design value.

(Continued)


(Continu				(Ta = +25°C, V	cc = 9 V	, Vss = 4.	4 V, Vg =	: 11 V)
Parameter		Symbol	Pin No.	Conditions	Value			Unit
				Conditions	Min.	Тур.	Max.	
arator 17) np.)	Threshold voltage	Vто	1	Duty cycle = 0 %	0.2	0.3		V
PWM comparator block (CH7) (PWM Comp.)		V <sub>Tmax</sub>	1	—	_	0.77	0.87	V
	Maximum duty cycle	Dtr	1	Cτ=100pF,Rτ=18kΩ, Rв=24kΩ,R∟=390kΩ	70	80	90	%
ntrol -6) p.)	Threshold voltage	Vtd0	52,49,48,55, 60,61,62,63	Duty cycle = 0 %	1.0	1.1	_	V
Dead time control block (CH1-6) (PWM Comp.)		Vtd100	52,49,48,55, 60,61,62,63	Duty cycle = 100 %		1.8	1.9	V
bloc bloc (PW	Input current	Ідтс	43,42,41,40, 35,22,16,15	DTC = 0.4 V	-1.0	-0.3	_	μA
Dead time control block (CH7) (PWM Comp.)	Threshold voltage	V <sub>TD0</sub>	1	Duty cycle = 0 %	0.2	0.3	_	V
		VTD100	1	Duty cycle = 100 %	_	0.8	0.9	v
	Output source current	ISOURCE	52,55,60, 61,62,63	Duty ≤ 5 %, OUT= 4.4V	_	-90	_	mA
olock -6) -1)	Output sink current	Isink	52,55,60, 61,62,63	Duty ≤ 5 %, OUT= 9V		80	_	mA
Output block (CH1-6) (Drive-1)	Output voltage	Vон	52,55,60, 61,62,63	lo = -15 mA	3.5	4.0	_	V
0		Vol	52,55,60, 61,62,63	lo = 15 mA	—	100	300	mV
Output block (CH1,2) (Drive-2)	Output source current	ISOURCE	50,57	Duty $\leq$ 5 %, OUT= 0V	—	-100	—	mA
	Output sink current	Isink	50,57	Duty $\leq$ 5 %, OUT= 4V	—	80	—	mA
	Output voltage	Vон	50,57	lo = −15 mA	3.5	4.0	—	V
		Vol	50,57	lo = 15 mA		100	300	mV
Output block (CH1) (Drive-3)	Output source current	ISOURCE	49	R <sub>B</sub> = 24kΩ, OUT= 0.7V	-2.6	-2.0	-1.4	mA
	Output sink current	Isink	49	Duty≤5 %, OUT= 0.7V	_	40	_	mA

\*: Standard design value.

(Continued)


Parameter		Symbol	Pin No.	Conditions	Value			Unit
				Conditions	Min.	Тур.	Max.	Unit
×	Output source current	ISOURCE	48	Duty $\leq$ 5 %, OUT= 5V	—	-100	_	mA
Output block (CH1) (Drive-4)	Output sink current	Isink	48	Duty $\leq$ 5 %, OUT= 2V	—	120	_	mA
	Output voltage	Vон	48	Io = -15 mA	9.7	10	_	V
	Output voltage	Vol	48	lo = 15 mA	—	1.0	1.3	V
: block H7) ve)	Output source current	Isource	1	R <sub>B</sub> = 24kΩ, OUT= 0.7V	-2.6	-2.0	-1.4	mA
Output block (CH7) (Drive)	Output sink current	Isink	1	Duty ≤ 5 %, OUT= 0.7V	_	40	_	mA
Control block (CTL1 to 4,7,XENB1 to 6) (CTL,XENB)	CTL input condition	Vін	27,4	Active mode	1.5	_	13	V
		VIL	27,4	Standby mode	0	_	0.5	V
	Input current	Іст∟	27,4	CTL=5V, XENB=5V	_	100	200	μA
ž	CTL input condition	VIH	28,9	Active mode	2.1	—	13	V
Control block (CTL5,6) (CTL)		VIL	28,9	Standby mode	0		0.7	V
Con	Input current	Ість	28,9	CTL= 5V	—	50	100	μΑ
General	Standby current	Iccs	26	CTL1-4,7= 0V	_		10	μΑ
		Iccs(o)	53,58,64	CTL1-4,7= 0V	_		10	μΑ
U U		lg	51	CTL1-4,7= 0V	—	_	10	μΑ
	Power supply current	Icc	26,53,58, 64	CTL1-4,7= CTL5 =CTL6=5V	_	8	12	mA


\* Standard design value.



# TYPICAL CHARACTERISTICS

(Continued)





# ■ FUNCTIONAL DESCRIPTION

#### 1. Switching Regulator Function

#### (1) Reference voltage circuit

The reference voltage circuit generates a temperature-compensated reference voltage ( $\pm 2.50$  V) using the voltage supplied from the power supply terminal (pin 26). This voltage is used as the reference voltage for the internal circuits of the IC. The reference voltage of up to 1mA can also be supplied to an external device from the VREF terminal (pin 24).

#### (2) Triangular-wave oscillator circuit

By connecting a timing capacitor and a resistor to the CT (pin 34) and the RT (pin 33) terminals, it is possible to generate any desired triangular oscillation waveform (CT : amplitude 0.3V to 0.8V, CT1 : amplitude 1.1V to 1.8V in phase with CT, and CT2 : amplitude 1.1V to 1.8V in inverse phase with CT). The triangular wave is input to CT1, CT2 and the PWM comparator within the IC.

#### (3) Error amplifier (Error Amp.)

The error amp. is an amplifier circuit that detects the output voltage from the switching regulator and produces the PWM control signal. The broad in-phase input voltage range of 0 V to Vcc - 1.8 V (1-6 ch) and 0 V to Vcc - 0.9 V (channel 7) provides easy setting from external power supplies.

Also, it is possible to provide stable phase compensation for a system by setting up any desired level of loop gain, by connecting feedback resistance and a capacitor between the error amp. output pin and the inverse input pin.

#### (4) Inverter amplifier (Inv. Amp.)

The inverter amplifier detects the output voltage (negative voltage) from the switching regulator, and outputs a control signal to the error amplifier.

#### (5) PWM comparator (PWM Comp.)

The voltage-pulse width modulator controls the output duty according to the input voltage.

(Channel 1 to 2, main side, and channel 3 to 7)

During the interval that the error amplifier output voltage and DTC are higher than the triangular wave, the output transistor is turned on.

(Channel 1 step-down synchronous rectifier side)

During the interval when the error amplifier output voltage is lower than the triangular wave, the output transistor is turned on.

(Channel 1 step-up synchronous rectifier side)

During the interval when the error amplifier output voltage and DTC3 voltage are lower than the triangular wave, the output transistor is turned on.

#### (6) Output circuit

The output circuits is comprised of a totem-pole configuration on both the main side and synchronous rectifier side, and can drive an external PNP transistor (main side) or NPN transistor (channel 1 step-up main side, channel 7) or N-ch MOSFET (synchronous rectifier side).

#### 2. Channel Control Function

Channel on and off levels are dependent on the voltage levels of the CTL1-4,7 terminal (pin 27), XENB1-6 terminal (pin 4), CTL5 terminal (pin 28), and CTL6 terminal (pin 29).

Voltage level of CTL pin				Channel on/off setting conditions				
CTL1-4,7	XENB1-6	CTL5	CTL6	Power CH7	CH1 to 4	CH5	CH6	
L	Х	Х	Х	OFF (standby state)				
	H X X			OFF		OFF		
Н	L	L	L	ON	ON	ON	OIT	
			Н				ON	
		н	L			OFF	OFF	
			Н				ON	

Fach	Channel	On/Off	Setting	Conditions.
Lavii	Unannici		OCUMA	oonunuons.

Note: When the RB1 pin is connected to the VREF pin, the OUT1-3 and OUT1-4 pins are held at "L" level.

X : Don't care.

#### 3. Protective Functions

#### (1) Timer-latch short protection circuit

The short detection comparator in each channel detects the output voltage level, and when any channel output voltage falls below the short detection voltage, or the -IN(C)8 terminal (pin 23) voltage falls below the reference voltage, the timer circuit starts operating and the capacitor C<sub>SCP</sub> connected to the CSCP terminal (pin 31) starts charging.

When the capacitor voltage reaches approximately 0.68 V, the output transistor is turned off and the dead time becomes 100%.

When actuated, this protection circuit can be reset by turning on the power supply again. (See "METHOD OF SETTING TIME CONSTANT FOR TIMER-LATCH SHORT PROTECTION CIRCUIT".)

#### (2) Under voltage lockout protection circuit


A transient state at power-on or a momentary drop of the power supply voltage causes the control IC to malfunction, resulting in system breakdown or system deterioration. Malfunction like the above-mentioned will be prevented, by detecting the internal reference voltage with respect to the power supply voltage, this protection circuit resets the latch circuit to turn off the output transistor and set the duty (OFF) = 100 %, while at the same time holding the CSCP terminal (pin 31) at the "L". The reset is cleared when the power supply voltage becomes greater than or equal to the threshold voltage level of this protection circuit.

#### 4. Soft Start Operation

#### (1) Operating Description


#### • Simultaneous "H" level of CTL1-4, 7 terminal, and CTL5 terminal, CTL6 terminal

When CTL1-4, 7 terminal (pin 27), and CTL5 terminal (pin 28), CTL6 terminal (pin 29) are started at the same time, the capacitor ( $C_{DTC}$ ) connected to DTC7 terminal (pin 9) starts charging. When the DTC7 terminal (pin 9) voltage reaches 0.6V, the capacitors (Cs) connected to the CS1-6 terminal (pin 30) start charging. The error amplifier thus provides the output voltage from channels 1 to 6 with a soft start operation in proportion to the voltage at pin CS1-6.



#### • Starting CTL5 (CTL6) after a soft start on channels 1 to 4 and 7

When CTL5 (CTL6) is started after a soft start on channels 1-4 and 7, the capacitor (Cs) connected to the CS1-6 terminal (pin 30) start charging. The error amplifier thus provides the output voltage from channel 5 (6) with a soft start operation in comparison with the voltage at pin CS1-6.




#### (2) Setting Methods

#### Channel 7 soft start interval

Before CTL1-4, 7 are ON: Vin is applied along path (A) below and charges  $C_{FB7}$ . After CTL1-4, 7 are ON: Along path (B),  $C_{FB7}$  is discharged by R2, R3, D1 at I1 to 15  $\mu$ A on a time constant, and with the fall of V-IN7-1, channel 7 is activated with a soft start.

Note : The short detection function is suspended while VDTC is below 0.6V.



#### Channel 1 to 6 soft start time

 $ts(sec) \Rightarrow 1.26 \times Cs (\mu F)$ 

Note : The short detection function operates during soft starts on channel 1 to channel 6.

# ■ METHOD OF SETTING THE OSCILLATOR FREQUENCY SETTING


The oscillator frequency can be set by the timing resistor  $R_T$  connected to the RT pin (pin 33), and the timing capacitor  $C_T$  connected to the CT pin (pin 34).

Oscillator frequency:


 $fosc [kHz] \div \frac{900000}{C_T [pF] \times R_T [k\Omega]}$ 

# ■ METHODS OF SETTING THE OUTPUT VOLTAGE


1. Channel 1 to 4



### 2. Channel 5




# 3. Channel 6



### ■ SAMPLE POWER SUPPLY USING SELF-POWER SUPPLY (Channel 7)

The MB3827 has a built-in self-supply channel (channel 7), capable of supplying the IC with power through transformer winding, with low input voltage ( $V_{in} \ge 1.8V$ ) drive capability. Following figure shows a sample of a power supply using the transformer.




Note: The following settings are shown in "APPLICATION EXAMPLE".


- VSS(0) is Vin -1.6V, from the voltage offset between -IN7-1 and -IN7-2.
- VCC and VCC(0) are set at the winding that produces Vin +1.6V.
- VG(0) is set at the winding that produces 8V.

Note that because channels 1-6 operate at Vcc  $\ge$  4V, Vcc and Vcc(0) must be set at the winding that produces V<sub>IN</sub> + 2.2V in order to operate at V<sub>IN</sub>  $\ge$  1.8V.

### METHOD OF SETTING THE OUTPUT CURRENT

"Output circuit (main side)" shows the configuration of the output circuits (Drive1-3,Drive7), and "Output current waveform" illustrates how the source current value of the output current waveform has a constant current setting (When channel 1 operates as a step-up unit). Note that the source current is set by the following formula





Output source current =  $(V_B/R_B) \times 80 \Rightarrow 48/R_B$  [A]  $(V_B \Rightarrow 0.6V)$ 

#### METHOD OF SETTING TIME CONSTANT FOR TIMER-LATCH SHORT PROTECTION CIRCUIT

The short detection comparator (SCP comparator) in each of the channels constantly compares the error amplifier output level to the reference voltage and the -IN(C)8 terminal (pin 23).


While the switching regulator load conditions are stable on all channels, or when the voltage level at the -IN(C)8 pin is higher than the reference voltage, LOG\_SCP output remains at "H" level, transistor Q1 is on, and the CSCP terminal (pin 31) is held at input standby voltage (V<sub>STB</sub>  $\Rightarrow$  50mV).

If the load conditions change rapidly due to a short-circuiting of load, causing the output voltage to drop, or if the voltage at the -IN(C)8 terminal falls below the reference voltage level, the output from the short detection comparator on the corresponding channel or the input at the -IN(C)8 terminal goes to "H" level. This causes transistor Q1 to turn off and the external short protection capacitor C<sub>SCP</sub> connected to the CSCP pin to charge at 1.0  $\mu$ A.

Short Detection Time (tpe)


 $t_{\text{PE}}(\text{sec}) \Rightarrow 0.68 \times C_{\text{SCP}} (\mu F)$ 

When the capacitor C<sub>SCP</sub> is charged to the threshold voltage V<sub>TH</sub>  $\div$  0.68 V the SR latch is set, and the external PNP is turned off (dead time is set to 100%). At this point the SR latch input is closed and the CSCP terminal is held at input latch voltage (V<sub>I</sub>  $\div$  50 mV).




### TREATMENT WITHOUT USING CSCP

When you do not use the timer-latch short protection circuit, connect the CSCP terminal (pin 31) to GND with the shortest distance.



### PROCESSING WITHOUT USING CS PIN

When not using the soft start function on channels 1 to 6, the CS1-6 terminal (pin 30)should be left open. When not using the soft start function on channel 7, the DTC7 terminal (pin 9) should be left open.




# METHOD OF SETTING THE DEAD TIME


When setting step-up/step-down switching, Zeta type, or fly-back type step-up or inverter output, the output transistor at start-up is in full-on (ON duty cycle = 100%) state. To prevent this, the DTC voltage from the DTC1-1 terminal (pin 43) to the DTC6 terminal (pin 15) voltage is determined from the VREF voltage, as shown in following figure, so that the output transistor dead time (the maximum value of the ON interval) can be set easily.

When the voltage on the DTC5 and DTC6 terminals is lower than the triangular-wave output voltage from the oscillator, the output transistor turns off. The dead time calculation formula assuming that triangular-wave amplitude  $\neq$  0.7 V and triangular-wave maximum voltage  $\neq$  1.8 V is given below.

 $DUTY(ON)max = \frac{Vdt - 1.1}{0.7} \times 100[\%], Vdt = \frac{Rb}{Ra + Rb} \times VREF$ 


When you do not use these DTC5 and DTC6 terminals, connect then to VREF terminal (pin 24) as shown following figure (Not setting the channel 5,6 dead time).






### ■ PROCESSING WHEN NOT USING THE XENB1-6 PIN

When  $V_{REF}$  control (channel 1 to 6 output control) is not used, the XENB1-6 terminal (pin 4) should be shorted to GND using the shortest available connection.




### ■ PROCESSING WHEN NOT USING THE CHANNEL 6 INV AMP.

When the channel 6 INV amplifier is not in use, the -IN(A)6 terminal (pin 10), and OUT(A)6 terminal (pin 11) should be shorted using the shortest available connection.




# ■ APPLICATION EXAMPLE


#### • General view




· Enlarged view of A



• Enlarged view of B





• Enlarged view of C



FMMT717:ZETEX plc.FMMT617:ZETEX plc.CPH3403:SANYO Electric Co., Ltd.U1FWJ44N:TOSHIBA CORPORATIONMA796:Matsushita Electronic<br/>Components Co., Ltd.2SD1621:SANYO Electric Co., Ltd.RB491D:ROHM CO.LTD

# ■ REFERENCE DATA





# ■ USAGE PRECAUTIONS

#### 1. Never use settings exceeding maximum rated conditions.

Exceeding maximum rated conditions may cause permanent damage to the LSI. Also, it is recommended that recommended operating conditions be observed in normal use. Exceeding recommended operating conditions may adversely affect LSI reliability.

#### 2. Use this device within recommended operating conditions.

Recommended operating conditions are values within which normal LSI operation is warranted. Standard electrical characteristics are warranted within the range of recommended operating conditions and within the listed conditions for each parameter.

#### 3. Printed circuit board ground lines should be set up with consideration for common impedance.


#### 4. Take appropriate static electricity measures.

- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 k $\Omega$  to 1 m $\Omega$  between body and ground.

#### ORDERING INFORMATION

Part number	Package	Remarks
MB3827PFV	64-pin plastic LQFP (FPT-64P-M03)	

#### ■ PACKAGE DIMENSION



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

# Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9906 © FUJITSU LIMITED Printed in Japan

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.