

DATA OUEET -
DATA SHEET
Ditirit Cities I

# **MB15B01** ASSP

# **DUAL INPUT PLL FREQUENCY SYNTHESIZER**

# DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB15B01 is a 1.1 GHz dual serial input PLL (Phase Locked Loop) frequency synthesizer designed for cellular phones, cordless phones and other radio applications.

The MB15B01 has two PLL circuits on a single chip: PLL1 and PLL2. An analog switch is provided for each PLL circuit to decrease lock up time. Separate power supply pins are provided for each PLL circuit

Two 1.1 GHz dual modulus prescalers are included inside and enables a pulse swallow function. It operates with a supply voltage of 3.0V typ. and dissipates 13 mA typ. of current realized through the use of Fujitsu's unique Bi-CMOS technology.

#### **FEATURES**

- High operating frequency: fin = 1.1 GHz (Pin = -10 dBm, Vcc = 3V)
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: R = 8 to 16,383
- Serial input 18-bit programmable divider consisting of:
  - Binary 7-bit swallow counter: 0 to 127
  - Binary 11-bit programmable counter: 16 to 2,047


Each programmable counter can be controlled independently.


- Low power supply voltage: V<sub>CC</sub> = 2.7 to 3.5V
- Low power supply current: I<sub>CC</sub> (total) = 13 mA typ. (Vcc = 3V)
- Power saving function: I<sub>CC1</sub> = I<sub>CC2</sub> = 100 μA typ (Vcc = 3V)
- · On-chip analog switches achieve fast lock up time
- Digital lock detector
- Wide operating temperature: Ta = −30 to 80°C
- Plastic 20-pin SSOP package

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Remark	Value	Unit
Power Supply Voltage	Vcc		–0.5 to 5.0	V
Output Voltage	Vouт		-0.5 to Vcc +0.5	V
Open Drain Voltage	Voop	fr, fp	-0.5 to + 5.0	V
Output Current	Іоит		±10	mA
Storage Temperature	Тѕтс		-55 to +125	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# **BLOCK DIAGRAM**



# **PIN DESCRIPTIONS**

Pin No.	Pin Name	I/O	Descriptions					
1	GND	-	Ground.					
2 3	OSCIN OSCOUT	-0	Oscillator input pin. Oscillator output pin. A crystal is connected between OSCIN pin and OSCOUT pin.					
4	fin1	I	Prescaler input pin of PLL1 section. The connection with VCO should be AC.					
5	Vcc1	-	Power supply voltage input pin of PLL1 section. When power is OFF, latched data of PLL1 section is cancelled.					
6	fr	0	Monitor pin for programmable reference divider output. (Open drain output)					
7	LD1	0	Lock detect signal output pin of PLL1 section.  Status LD pin output level  Lock H  Unlock L					
8	BSC1	I	Analog switch control pin of PLL1 section.  BSC1 BS1 pin output  L High-impedance  H Charge pump output					
9	Do1	0	Charge pump output pin of PLL1 section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.					
10	BS1	0	Analog switch output pin of PLL1 section, and controlled by BSC1.					
11	BS2	0	Analog switch output pin of PLL2 section, and controlled by BSC2.					
12	Do2	0	Charge pump output pin of PLL2 section. Phase characteristics of the phase detector can be reversed depending upon FC-bit setting.					
13	BSC2	I	Analog switch control pin of PLL2 section.  BSC2 BS2 pin output L High-impedance H Charge pump output					
14	LD2	0	Lock detection signal output pin of PLL2 section.  Status LD pin output level Lock H Unlock L					
15	fp	0	Monitor pin for programmable divider output. (Open drain output) This pin outputs divided frequency of PLL1 section or PLL2 section depending upon FP bit setting.  FP bit Output H PLL1 section (fp1) L PLL2 section (fp2)					

# **PIN DESCRIPTIONS (Continued)**

Pin No.	Pin Name	I/O	Descriptions
16	Vcc2	-	Power supply voltage input pin for PLL2 section, programmable reference divider, shift register, and crystal oscillator.  When power is OFF, latched data of PLL2 section and reference counter is cancelled.
17	fin2	I	Prescaler input pin of PLL2 section. The connection with VCO should be AC.
18	LE	1	Load enable input pin. This pin is followed by a schmitt trigger circuit.  When this pin is high, the data stored in the shift register is transferred into the latch depending on a control data.
19	Data	l	Serial data input pin of 23-bit shift register. This pin is followed by a schmitt trigger circuit.  The stored data in the shift register is transferred to one of PLL1 programmable counter, PLL2 programmable counter and programmable reference counter depending upon control data settings.
20	Clock	I	Clock input pin of 23-bit shift register. This pin is followed by a schmitt trigger circuit. On rising edge of the clock, one bit of data is transferred into the shift register.

### **FUNCTIONAL DESCRIPTIONS**

The divide ratio can be calculated using the following equation:

 $fvco = \{(P \times N) + A\} \times fosc \div R \quad (A < N)$ 

fvco: Output frequency of external voltage controlled ocillator (VCO)

P: Preset divide ratio of dual modulus prescaler (64 or 128)

N: Preset divide ratio of binary 11-bit programmable counter (16 to 2,047)

A: Preset divide ratio of binary 7-bit swallow counter ( $0 \le A \le 127$ )

fosc: Reference oscillation frequency

R: Preset divide ratio of binary 14-bit programmable reference counter (8 to 16,383)

### **FUNCTIONAL DESCRIPTIONS**

#### **SERIAL DATA INPUT**


Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable counters of PLL1 section and PLL2 section, and programmable reference counter are controlled individually.

Serial data of binary data is entered via Data pin.

On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Control bits		Destination of serial data
CN1	CN2	Destination of Serial data
L	L	Reference counter
L	Н	Programmable counter of PLL1
н н		Programmable counter of PLL2

#### SHIFT REGISTER CONFIGURATION



R1 to R14 : Divide ratio setting bit for the programmable counter (8 to 16,383)

FP : Test purpose bit (monitor output fp1/fp2 selection)

CN1, 2 : Control bit

#### **Programmable Counter** MSB LSB Data Flow -1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 С С Ρ Ρ F Α Α Α Α Α Α Α Ν Ν Ν Ν Ν Ν Ν Ν Ν Ν Ν S R С 2 3 4 5 6 7 2 3 5 6 7 8 9 10 11 Ν Ν 1 1 4 2 Ε

N1 to N11 : Divide ratio setting bit for the programmable counter (16 to 2,047)

A1 to A7 : Divide ratio setting bit for the swallow counter (0 to 127)

FC : Phase control bit for the phase detector

PRE : Divide ratio setting bit for the prescaler (64/65, 128/129)

PS : Power saving control bit

CN1, 2 : Control bit

#### MB15B01

#### **BINARY 14-BIT PROGRAMMABLE REFERENCE COUNTER DATA SETTING**

Divide Ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	٠	٠	•	•	٠	•	٠	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 8 is prohibited.

• Divide ratio (R) range = 8 to 16383

#### **BINARY 11-BIT PROGRAMMABLE COUNTER DATA SETTING**

Divide Ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
	•	•				•					•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 16 is prohibited.

• Divide ratio (N) range = 16 to 2047

#### **BINARY 7-BIT SWALLOW COUNTER DATA SETTING**

		_	_		_		_
Divide Ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•		•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio (A) range = 0 to 127

#### PRESCALER DATA SETTING

Divide Ratio	PRE
64/65	1
128/129	0


**Note:** • Divide ratio for each PLL1 and PLL2 is set by the serial data at that time of divide ratio setting for each programmable divider.

#### PHASE COMPARATOR PHASE CONTROL DATA SETTING

	FC = H	FC = L
fr > fp	Н	L
fr = fp	Z	Z
fr < fp	L	Н
VCO Polarity	1)	2

**Note:** • Z = High-impedance

- Depending upon the VCO polarity, FC bit should be set.
- Phase characteristic for each PLL1 and PLL2 is set by the serial data at that time of divide ratio setting for each programmable divider.



#### POWER SAVING FUNCTION CONTROL (INTERMITTENT OPERATION)


	PS					
	Н	L				
PLL1's section	ON	OFF				
PLL2's section and common section	ON	OFF				

Note: • Power saving mode for each PLL1 and PLL2 is selected by the serial data at that time of divide ratio setting for each programmable divider.


- Common section; Crystal oscillator circuit, reference counter
- Just after powering up, please set PS bit to "L" at first.

Intermittent operation limits power consumption by shutting down or start the internal circuits case by case. If device operation resumes uncontrolled, the error signal output from the phase comparator may exceed the limit due to an undefined phase relationship between the reference frequency ( $f_R$ ) and the comparison frequency ( $f_P$ ) and frequency lock is lost. To prevent this, an intermittent operation control circuit is provided to decrease the variation in the locking frequency by forcibly correcting phase of both frequencies to limit the error signal output.

#### **SERIAL DATA INPUT TIMING**



### PHASE DETECTOR OUTPUT WAVEFORM



**Note:** • Phase error detection range =  $-2\pi$  to  $+2\pi$ 

- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cysles or more.
- twL and twL depend on OSCin input frequency.
   twU ≥8/fosc (e. g. twU ≥625ns, foscin = 12.8 MHz)
   twL ≤16/fosc (e. g. twL ≤1250ns, foscin = 12.8 MHz)

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Note		
Farameter	Symbol	Min	Тур	Max	Onne	Note	
Power Supply Voltage	Vcc	2.7	3.0	3.5	V	Vcc1 = Vcc2	
Input Voltage	Vin	GND	-	Vcc	V		
Operating Temperature	Та	-30	-	+80	°C		

### HANDLING PRECAUTIONS


- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover work-benches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

# **ELECTRICAL CHARACTERISTICS**


Parameter		Symbol	Condition	Value			Unit
				Min	Тур	Max	Offic
Power Supply Current		lcc1	PLL1 section	-	6.0 (0.1)*1	1	· mA
		lcc2	PLL2 & common sections	_	7.0 (0.1) *1	-	
Operating Frequency	fin	fin		100	1	1100	MHz
	OSCIN	fosc		-	12.8	20.0	
Input Sensitivity	fin	Pfin	50Ω	-10	-	0	dBm
	OSCIN	Vosc		0.5	-	-	Vp-p
High-level Input Voltage	Data, Clock LE, BSC	Vıн		Vccx0.7+0.4	_	-	V
Low-level Input Voltage		VIL		-	-	Vccx0.3-0.4	
High-level Input Current	Data, Clock LE, BSC	lıн		-	1.0	-	μΑ
Low-level Input Current		lıL		_	-1.0	-	
Input Current	OSCIN	losc		_	±50	-	
High-level Output Voltage	LD	Vон	Vcc = 3.0V	2.2	1	-	V
Low-level Output Voltage		Vol	Vcc = 3.0V	_	-	0.4	
High-impedance Cutoff Current	Do, BS	loff		_	-	1.1	μΑ
Output Current	LD	Іон		-1.0	-	1	mA
		loL		-	_	1.0	
	Do1, 2	Іон	Vcc = 3.0V	-	-2.5	-	mA
		loL	Vcc = 3.0V	_	5.0	-	
Analog Switch ON Resistance		Ron		-	50	-	Ω

<sup>\*1 :</sup> The value in ( ) is power supply current in power saving mode.

# **TEST CIRCUIT (PRESCALER INPUT SENSITIVITY TEST)**




# **APPLICATION EXAMPLE**



Note: C1, C2 : depends on a crystal oscillator.
Clock, Data, LE : involves a schmitt circuit.

When input pins are open, please insert the pull down/up resistor individually to prevent oscillation.

# **PACKAGE DIMENSION**



#### MB15B01

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Electronic Devices
International Operations Department
KAWASAKI PLANT, 1015 Kamikodanaka,
Nakahara-ku, Kawasaki-shi,
Kanagawa 211, Japan
Tel: (044) 754–3753
FAX: (044) 754–3332

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134–1804, USA Tel: (408) 922–9000 FAX: (408) 432–9044/9045

### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10 63303 Dreieich–Buchschlag, Germany Tel: (06103) 690–0 FAX: (06103) 690–122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06–04 to #06–07 Singapore 0718 Tel: 336–1600 FAX: 336–1609