## ASSP

1.2 GHz High-Speed Tuning PLL Frequency Synthesizer MB15A16

## DESCRIPTION

The Fujitsu MB15A16 is a serial input phase-locked loop (PLL) frequency synthesizer with a pulse-swallow function, and is suitable for the digital radio applications such as GSM. MB15A16 achieves the low noise performance as well as the high-speed lock-up which required for digital cellularphones.
The MB15A16 can operate from a single +3 V supply and has an Icc of 7.0 mA (typical).

## - FEATURES

- High operating frequency : $\mathrm{fin}=1.2 \mathrm{GHz}(\mathrm{V} / \mathrm{N}=-10 \mathrm{dBm})$
- Pulse-swallow function: High-speed dual-modules prescaler with selectable $64 / 65$ and 128/129 divide ratios
- Low supply current : Icc $=7.0 \mathrm{~mA}$ typ. at 3 V
- Power saving funtion : Ips $=100 \mu \mathrm{~A}$ typ. (Controlled with PS pin)
- Serial input, 18-bit programmable divider consisting of:

Binary 7-bit swallow counter : 0 to 127
Binary 11-bit programmable counter : 5 to 2,047

- Serial input 17-bit programmable reference divider consisting of:

Binary 14-bit programmable reference counter: 6 to 16,383
1 -bit for setting a prescaler divide ratio (SW bit)
1 -bit for switching a phase polarity (FC bit)
1-bit for selecting LD/fout (LDS bit)

- On-chip high performance charge pump circuit and phase comparator, achieving high-speed lock-up and low phase noise
- Two types of phase comparator outputs selectable

On-chip charge pump output
Output for an external charge pump

- Wide operating temperature range: -40 to $+85^{\circ} \mathrm{C}$
- Plastic 16-pin SSOP (Shrink Small Outline Package)


## PACKAGE



MB15A16
PIN ASSIGNMENT


## PIN DESCRIPTION

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | OSCın | 1 | Programmable reference divider input. Oscillator input. <br> Connection for external crystal or TCXO. |
| 2 | OSCout | O | Oscillator output. Connection for the external crystal. |
| 3 | $\mathrm{V}_{\mathrm{P}}$ | - | Power supply input for the charge pump. |
| 4 | Vcc | - | Power supply input. |
| 5 | Do | O | Charge pump output. <br> Phase of the charge pump can be reversed according FC input. |
| 6 | GND | - | Ground. |
| 7 | Xfin | I | Prescaler complementary input, and should be grounded via a capacitor. |
| 8 | fin | I | Prescaler input. <br> Connection with an external VCO should be done AC coupled. |
| 9 | Clock | 1 | Clock input for 19-bit shift register. <br> Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.) |
| 10 | Data | 1 | Serial data input using binary code. <br> The last bit of the data is a control bit. (Open is prohibited.) <br> Control bit = "H" ; Data is transmitted to the 17-bit latch. <br> Control bit = "L" ; Data is transmitted to the 18 -bit latch. |
| 11 | LE | 1 | Load enable signal input (Open is prohibited.) <br> When LE is high, the data of the shift register are transferred to a latch, according to the control bit in the serial data. |
| 12 | PS | 1 | Power saving control input. This pin must be set at "L" at Power-ON. (Open is prohibited.) <br> PS = "H" ; Normal mode <br> PS = "L" ; Power saving mode |
| 13 | NC | - | No connection. |
| 14 | LD/fout | O | Lock detector output(LD)/Monitor pin of the phase comparator(fout). A LDS bit in a serial data switchs LD/fout pin's output. <br> LDS = "H"; outputs fout <br> LDS = "L" ; outputs LD |
| 15 | ФР | O | Phase comparator output for an external charge pump. Phase of the output is reversed according to FC input. $\Phi P$ pin is a N -ch open drain output. |
| 16 | ФR | O | Phase comparator output for an external charge pump. Phase of the output is reversed according to FC input. $\Phi R$ pin is a C-MOS output. |

MB15A16

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.5 to +5.0 | V |  |
|  | $\mathrm{~V}_{\mathrm{P}}$ | $\mathrm{V}_{\mathrm{cc}}$ to 5.5 | V |  |
| Output voltage | $\mathrm{V}_{\mathrm{o}}$ | -0.5 to $\mathrm{Vcc}+0.5$ | V |  |
| Open drain voltage | Voop | -0.5 to 6.0 | V | $\Phi \mathrm{P}$ |
| Output current | lo | $\pm 10$ | mA |  |
| Storage temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

| Parameter |  | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

Notes: To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting or removing this device into or from a socket.
- Protect leads with conductive sheet, when transporting a board mounted device.

MB15A16

## ELECTRICAL CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter |  | Symbol | Value |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Power supply current (Power saving current) |  |  | $\begin{gathered} \text { Icc } \\ \text { (lps) } \end{gathered}$ | - | $\begin{gathered} 7 \\ (0.1) \end{gathered}$ | - | mA | $\begin{aligned} & \text { With fin }=1.2 \mathrm{GHz}, \\ & \mathrm{OSCIN}=12 \mathrm{MHz}, \\ & \mathrm{Vcc}=3.0 \mathrm{~V} . \\ & \text { In locked state. } \end{aligned}$ |
| Operating frequency | fin | fin | 300 | - | 1200 | MHz | AC coupling with a 1000pF capacitor connected. |
|  | OSCIn | fosc | - | 12 | 23 | MHz |  |
| Input sensitivity | fin | Vin | -10 | - | 6 | dBm | $50 \Omega$ (refer to the test circuit.) |
|  | OSCIn | Vosc | 0.5 | - | - | Vp-p |  |
| High-level input voltage | Data, Clock, LE, PS | VIH | V ccx 0.7 | - | - | V |  |
| Low-level input voltage |  | VIL | - | - | V cc $\times 0.3$ | V |  |
| High-level input current | Data, <br> Clock, LE, PS | Ін | - | - | 1.0 | mA |  |
| Low-level input current |  | 1. | -1.0 | - | - | $\mu \mathrm{A}$ |  |
| Input current | OSCIn | losc | -100 | - | 100 | $\mu \mathrm{A}$ |  |
| High-level output voltage | ФR, LD | Vон | 2.1 | - | - | V | $\mathrm{Vcc}=3 \mathrm{~V}$, Іон $=-1.0 \mathrm{~mA}$ |
| Low-level output voltage | $\Phi \mathrm{R}, \Phi \mathrm{P}, \mathrm{LD}$ | Vob | - | - | 0.4 | V | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{loL}=1.0 \mathrm{~mA}$ |
| High-impedance cut off current | Do, $\Phi$ P | loff | - | - | 0.3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{P}}=\mathrm{Vcc} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{~V}_{\text {oop }}=G N D \text { to } 6 \mathrm{~V} \end{aligned}$ |
| Output current | ФR, LD | Іон | -1.0 | - | - | mA | $\mathrm{Vcc}=3 \mathrm{~V}$ |
|  | ФR, ФP, LD | loL | - | - | 1.0 | mA | $\mathrm{Vcc}=3 \mathrm{~V}$ |
|  | Do | Ioon | -15 | - | -5 | mA | $\begin{aligned} & \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Vp}=5.0 \mathrm{~V}, \\ & \mathrm{~V} \text { DOH }=4.0 \mathrm{~V} \end{aligned}$ |
|  |  | Iool | 6 | - | 18 | mA | $\begin{aligned} & \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Vp}=5.0 \mathrm{~V}, \\ & \mathrm{~V} \text { DOL }=1.0 \mathrm{~V} \end{aligned}$ |

## FUNCTION DESCRIPTIONS

## Pulse Swallow Function

The devide ratio can be calculated using the following equation:
fvoo $=[(M \times N)+A] \times$ fosc $\div R \quad(A<N)$
fvco : Output frequency of external voltage controlled oscillator (VCO)
N : Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A : Preset divide ratio of binary 7 -bit swallow counter ( $0 \leq \mathrm{A} \leq 127$ )
fosc : Output frequency of the reference frequency oscillator
R : Preset divide ratio of binary 14-bit programmable reference counter (6 to 16,383)
M : Preset divide ratio of modules prescaler (64 or 128)

## Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the 16-bit programmable reference divider and 18-bit programmable divider separately.
Binary serial data is entered via the Data pin.
One bit of data is shifted into the internal shift register on the rising edge of the clock. When the load enable pin is high or open, stored data is latched depending on the control data as follows:

| Control data | Destination of serial data |
| :---: | :---: |
| H | 17 bit latch |
| L | 18 bit latch |

(a) Programmable reference divider

The programmable reference divider consists of a 17-bit latch and a 14-bit reference counter. The serial 18 -bit data format is shown below:


- 14-bit programmable reference counter divide ratio

| Divide <br> ratio <br> $\mathbf{R}$ | $\mathbf{S}$ <br> $\mathbf{1 4}$ | $\mathbf{S}$ <br> $\mathbf{1 3}$ | $\mathbf{S}$ <br> $\mathbf{1 2}$ | $\mathbf{S}$ <br> $\mathbf{1 1}$ | $\mathbf{S}$ <br> $\mathbf{1 0}$ | $\mathbf{S}$ <br> $\mathbf{9}$ | $\mathbf{S}$ <br> $\mathbf{8}$ | $\mathbf{S}$ <br> $\mathbf{7}$ | $\mathbf{S}$ <br> $\mathbf{6}$ | $\mathbf{S}$ <br> $\mathbf{5}$ | $\mathbf{S}$ <br> $\mathbf{4}$ | $\mathbf{S} \mathbf{\mathbf { 3 }}$ | $\mathbf{S}$ | $\mathbf{\mathbf { S }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(Divide ratio $=6$ to 16,383 )
Notes: 1. Divide ratios less than 6 are prohibited.
2. SW : This bit selects the divide ratio of the prescaler.

Low: 128 or 129
High: 64 or 65
3. LDS : This bit selects LD/fout pin output

High: outputs phase comparator monitoring signal(fout).
Low: outputs lock detecting signal(LD)
4. FC: This bit selects phase characteristics.
5. S1 to S14: These bits select the divide ratio of the programmable reference counter ( 6 to 16,383 ).
6. C : Control bit: Set high.
7. Start data input with MSB first.
(b) Programmable divider

The programmable divider consists of a 19-bit shift register, a 18-bit latch, a 7 -bit swallow counter, and a 11-bit programmable counter. The serial 19-bit data format is shown below:


- 7-bit swallow counter divide ratio

| Divide <br> ratio <br> $\mathbf{A}$ | $\mathbf{S}$ | $\mathbf{7}$ | $\mathbf{S}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{6}$ | $\mathbf{S}$ | $\mathbf{5}$ | $\mathbf{S}$ | $\mathbf{\mathbf { S }}$ | $\mathbf{S}$ | $\mathbf{S}$ |  |
| $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(Divide ratio $=0$ to 127)

| Divide <br> ratio | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{9}$ | $\mathbf{8}$ |  |  |  |  |  |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

(Divide ratio $=5$ to 2,047 )

Notes: 1. Divide ratios less than 5 are prohibited for 11-bit programmable counter.
2. S1 to S7: These bits select the divide ratio of swallow counter (0 to 127).
3. S8 to S18 : These bits select the divide ratio of programmable counter (5 to 2,047).
4. C : Control bit: (Set low)
5. Start data input with MSB first.

## Serial Data Input Timing

- $\mathrm{t}_{1}(\geq 100 \mathrm{~ns})$ : Data setup time $\mathrm{t}_{2}(\geq 1000 \mathrm{~ns})$ : Data hold time $\mathrm{t}_{3}(\geq 300 \mathrm{~ns})$ : Clock pulse width
$\mathrm{t}_{4}\left(\geq 100 \mathrm{~ns}\right.$ ): LE setup time to the rising edge of last clock $\mathrm{t}_{5}$ ( $\geq 790 \mathrm{~ns}$ ) : LE pulse width

*1: Bits enclosed in parentheses are used when the divide ratio of the programmable reference divider is selected.
Note: One bit of data is shifted into the shift register on the rising edge of the clock.


## Power Saving Mode (Intermittent operation control circuit)

Setting PS pin to Low, MB15A16 enters into power saving mode resultantly current consumption can be limited to $100 \mu A$ (typ.). Setting PS pin to High, power saving mode is released so that the device works normally.
In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. The power consumption can be reduced by the intermittent operation that powering down or waking up parts of the PLL circuitry. If a PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency ( $\mathrm{f}_{\mathrm{r}}$ ) and comparison frequency ( $\mathrm{f}_{\mathrm{p}}$ ) and may in the worst case take longer time for lock up of the loop.
To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.
Note: PS pin must be set "L" at Power-ON

## Relation Between the FC Input and Phase Characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (Do) and the phase comparator output ( $\Phi R, \Phi P$ ) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of $D \mathrm{D}, \Phi \mathrm{R}$, and $\Phi \mathrm{P}$ is shown below.

|  | FC = High |  |  |  | FC = Low |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Do | $\Phi R$ | $\Phi P$ | fout | Do | $\Phi R$ | $\Phi P$ | fout |
| $\mathrm{fr}_{\mathrm{r}}>\mathrm{f}_{\mathrm{p}}$ | H | L | L | $(\mathrm{fr})$ | L | H | $\mathrm{Z}\left({ }^{*} 1\right)$ | (fp) |
| $\mathrm{f}_{\mathrm{r}}<\mathrm{f}_{\mathrm{p}}$ | L | H | $\mathrm{Z}\left({ }^{*} 1\right)$ | $(\mathrm{fr})$ | H | L | L | $(\mathrm{fp})$ |
| $\mathrm{f}_{\mathrm{r}}=\mathrm{f}_{\mathrm{p}}$ | $\mathrm{Z}\left({ }^{*} 1\right)$ | L | $\mathrm{Z}\left({ }^{*} 1\right)$ | $(\mathrm{fr})$ | $\mathrm{Z}\left({ }^{*} 1\right)$ | $\mathrm{L})$ | $\mathrm{Z}\left({ }^{*} 1\right)$ | (fp) |

*1: High impedance
When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.

* : When the LPF and VCO characteristics are similar to $i$, set FC bit high.
* : When the VCO characteristics are similar to i, set FC low.



## Phase Comparator Output Waveforms


[ FC = "H"]

[ FC = " $\mathrm{L} "$ ]


Notes: 1. Phase difference detection range: $-2 \pi$ to $+2 \pi$
2. LD output becomes low when phase is twu or more. LD output becomes high when phase error is twl or less and continues to be so for three cycles or more.
3. twu and twa depend on OSCin input frequency. twu $\leq 8 /$ fosc (e. g. twu $\leq 625 \mathrm{~ns}$, foscin $=12.8 \mathrm{MHz}$ )
$\mathrm{twL} \geq 16 / \mathrm{fosc}(\mathrm{e} . \mathrm{g} . \mathrm{twL} \geq 1250 \mathrm{~ns}$, foscin $=12.8 \mathrm{MHz}$ )

MB15A16

## TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)



TYPICAL CHARACTERISTICS

(Continued)

MB15A16
(Continued)

(Continued)

## Input Impedance

fosc (MHz)
Input Impedance
finfr $_{\text {Pin }}$

1500.000000 MHz

100.000000 MHz


## REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plots shows lock up time, phase noise, and reference leakage.

## PLL Lock Up Time

$1005.000 \mathrm{MHz} \rightarrow 1031.000 \mathrm{MHz}$, within $\pm 1 \mathrm{kHz}$ Lch $\rightarrow$ Hch $420 \mu \mathrm{~s}$



MB15A16
■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB15A16 PFV | 16-pin Plastic SSOP <br> (FPT-16P-M05) |  |

PACKAGE DIMENTION


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, \#06-04 to \#06-07
Singapore 189554
Tel: 336-1600
Fax: 336-1609

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

