

DATA SHEET

MB1516A ASSP

1.1GHz High-Speed Tuning PLL Frequency Synthesizer

DESCRIPTION

The Fujitsu MB1516A is a serial input phase-locked loop (PLL) frequency synthesizer with a pulse-swallow function. MB1516A achieves the low noise performance as well as the high–speed lock-up which is required for digital mobile communications.

The MB1516A can operate from a single +3 V supply. Fujitsu's advanced technology achieves an Icc of 6.5 mA (typical).

FUNCTION

• High operating frequency : $f_{IN} = 1.1 \text{ GHz} (P_{IN} = -10 \text{ dBm})$

• Pulse-swallow function : High-speed dual-modulus prescaler with selectable

64/65 and 128/129 divide ratios

Low supply current
 Power saving funtion
 I_{CC} = 6.5 mA typ. at 3 V
 I_{PS} = 100 µA typ.

Serial input, 18-bit programmable divider consisting of: Binary 7-bit swallow counter : 0 to 127

Binary 11-bit programmable counter: 5 to 2,047
Serial input 16-bit programmable reference divider consisting of:
Binary 14-bit programmable reference counter: 6 to 16,383

1-bit switch counter sets prescaler divide ratio

1-bit power saving function control

• On-chip high performance charge pump circuit and phase comparator, achieving high-speed lock-up and low phase noise

 Two types of phase comparator outputs selectable On-chip charge pump output Output for an external charge pump


Wide operating temperature range: -40 to +85°C

Plastic 16-pin SSOP (shrink small outline) package (Suffix : -PFV)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol Rating		Unit	Remark
Supply voltage	V _{CC}	V _{CC} -0.5 to +5.0		
Cappiy voltage	V_{P}	V _{CC} to 5.5	V	
Output voltage	Vo	-0.5 to V _{CC} +0.5	V	
Open drain voltage	V _{OOP}	-0.5 to 6.0	V	ΦP, fout
Output current	Ιο	±10	mA	
Storage temperature	Tstg	−55 to +125	°C	
NOTE: Permanent device d	amage may o	ccur if the above Absolute N	/laximur	n Ratings are

Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



BLOCK DIAGRAM



PIN DESCRIPTION

Pin No.	Pin name	I/O	Description
1	OSC _{IN}	I	Programmable reference divider input Oscillator input Connection for external crystal or TCXO.
2	OSC _{OUT}	0	Oscillator output Connection for external crystal.
3	V_P	_	Power supply input for charge pump
4	V _{CC}	_	Power supply
5	D _O	0	Charge pump output Phase of charge pump can be reversed based on FC input.
6	GND	_	Ground
7	LD	0	Lock detector output The output level is usually high. Only when there is a phase error between fr and fp, LD becomes low for the period corresponding to the error.
8	f _{IN}	I	Prescaler input Connection with an external VCO should be done AC coupled.
9	Clock	1	Clock input for 19-bit shift register Data is shifted into the shift register on the rising edge of the clock.
10	Data	I	Serial data input using binary code The last bit of the data is a control bit. When the control bit is high, data is transmitted to the 16-bit latch. When it is low, data is transmitted to the 18-bit latch.
11	LE	I	Load enable signal input (with internal pull up resistor) When LE is high, the data of the shift register are transferred to a latch, depending on the control bit in the serial data.
12	FC	I	Phase switch input for phase comparator (with internal pull-up resistor) When FC is low, the characteristics of the charge pump and phase comparator are reversed The FC input signal is also used to control the f _{OUT} pin (test pin) output (f _R or f _P).
13	NC	_	No connection
14	f _{OUT}	0	Monitor pin of phase comparator When FC is high, f _{OUT} outputs programmable reference divider output(fr). When FC is low, f _{OUT} outputs programmable divider output(fp).
15	ΦР	0	Phase comparator output for an external charge pump Phase of the output is reversed depending on FC input. 4P pin is a N-ch open drain output.
16	ΦR	0	Phase comparator output for an external charge pump Phase of the output is reversed depending on FC input.

FUNCTION DESCRIPTIONS

Pulse swallow function

The divide ratio can be calculated using the following equation:

 $f_{VCO} = [(M \times N) + A] \times f_{OSC} \div R \quad (A < N)$

 f_{VCO} : Output frequency of external voltage controlled oscillator (VCO) N: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047) A: Preset divide ratio of binary 7-bit swallow counter (0 \leq A \leq 127)

f_{OSC}: Output frequency of the reference frequency oscillator

R : Preset divide ratio of binary 14-bit programmable reference counter (6 to 16,383)

M : Preset divide ratio of modules prescaler (64 or 128)

Serial data input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the 16-bit programmable reference divider and 18-bit programmable divider separately.


Binary serial data is entered via the Data pin.

One bit of data is shifted into the internal shift register on the rising edge of the clock. When the load enable pin is high or open, stored data is latched depending on the control data as follows:

Control data	Destination of serial data
Н	16 bit latch
L	18 bit latch

(a) Programmable reference divider ratio

The programmable reference divider consists of a 16-bit latch and a 14-bit reference counter. The serial 17-bit data format is shown below:



• 14-bit programmable reference counter divide ratio

Divide ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
7	0	0	0	0	0	0	0	0	0	0	0	1	1	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

(Divide ratio = 6 to 16,383)

Notes: 1. Divide ratios less than 6 are prohibited.

2. SW: This bit selects the divide ratio of the prescaler.

Low: 128 or 129 High: 64 or 65

3. S1 to S14: These bits select the divide ratio of the programmable reference counter (6 to 16,383).


4. C: Control bit: Set high.

5. PS: This bit controls stand by mode.

High: Nomal mode
Low: Stand by mode
6. Start data input with MSB first.

(b) Programmable divider divide ratio

The programmable divider consists of a 19-bit shift register, a 18-bit latch, a 7-bit swallow counter, and a 11-bit programmable counter. The serial 19-bit data format is shown below:



MB1516A

• 7-bit swallow counter divide ratio

Divide ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

• 11-bit programmable counter divide ratio

Divide ratio N	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1


(Divide ratio = 0 to 127)

(Divide ratio = 5 to 2,047)

Notes: 1. Divide ratios less than 5 are prohibited for 11–bit programmable counter.

- 2. S1 to S7: These bits select the divide ratio of swallow counter (0 to 127).
- 3. S8 to S18: These bits select the divide ratio of programmable counter (5 to 2,047).
- 4. C: Control bit: (Set low)
- 5. Start data input with MSB first.

Serial data input timing



Power saving mode (Intermittent operation control circuit)

Setting PS bit to Low, MB1516A enters into power saving mode resultatly current sonsumption can be limited to 100μA (typ.). Setting PS bit to High, power saving mode is released so that the device works normally.

In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. The power consumption can be reduced by the intermittent operation that powering down or waking up parts of the PLL circuitry. If a PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fR) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop. To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.


Relation between the FC input and phase characteristics

The FC pin changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_O) and the phase comparator output (Φ R, Φ P) are reversed depending on the FC pin input level. Also, the monitor pin (f_{OUT}) output is controlled by the FC pin. The relationship between the FC input level and each of D_O , Φ R, and Φ P is shown below:

		FC = Hig	h or open		FC = Low				
	Do	ΦR	ΦР	f _{OUT}	Do	ΦR	ΦР	f _{OUT}	
$f_R > f_P$	Н	L	L	(fr)	L	Н	Z(*1)	(fp)	
$f_R < f_P$	L	Н	Z(*1)	(fr)	Н	L	L	(fp)	
$f_R = f_P$	Z(*1)	L	Z (*1)	(fr)	Z(*1)	L	Z(*1)	(fp)	


*1: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



MB1516A

Phase comparator output waveforms



RECOMMENDED OPERATING CONDITIONS

Parameter	Cumbal		Value	Unit	Remark	
Farameter	Symbol	Min	Тур	Max	Unit	Remark
Cupply yeltogo	V _{CC}	2.7	3.0	3.6	V	
Supply voltage	Vp	Vcc	-	5.0	V	
Input voltage	VI	GND	-	V _{CC}	V	
Operating temperature	Ta	-40	_	+85	°C	

Notes: To protect against damage by electrostatic discharge, note the following handling precautions:


- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting or removing this device into or from a socket.
- Protect leads with conductive sheet, when transporting a board mounted device.

ELECTRICAL CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Barrantan		0		Value		1111	O a malitria m
Parameter		Symbol	Min	Тур	Max	Unit	Condition
Supply current	Supply current		ı	6.5	-	mA	With f_{IN} = 1.1 GHz, OSC _{IN} = 12 MHz, V _{CC} = 3.0 V. In locked state.
Operating frequency	f _{IN}	f _{IN}	300	-	1100	MHz	AC coupling. The minimum operating frequency is measured with a 1000pF capacitor connected.
	OSC _{IN}	fosc	_	12	23	MHz	
Input sensitivity	f _{IN}	P _{f IN}	-10	ı	6	dBm	50Ω
input sensitivity	OSC _{IN}	Vosc	0.5	ı	_	Vp–р	
High-level input voltage	Except f _{IN} and	V_{IH}	V _{CC} x 0.7	_	_	V	
Low-level input voltage	OSC _{IN}	V _{IL}	_	_	V _{CC} x 0.3	V	
High-level input current	Data Clask	I _{IH}	_	_	1.0	μΑ	
Low-level input current	Data, Clock	I _{IL}	_	_	-1.0	μΑ	
Input current	OSC _{IN}	losc	_	±50	_	μΑ	
input current	FC, LE	I _{LE}	_	-60	_	μΑ	
High-level output voltage	Except D _O and	V _{OH}	2.1	1	_	V	$V_{CC} = 3 \text{ V}, I_{OH} = -1.0 \text{mA}$
Low-level output voltage	OSC _{OUT}	V _{OL}	_	-	0.4	V	Vcc = 3V, I _{OL} = 1.0mA
High-impedance Cut off current	D_O , fout, ΦP	I _{OFF}	_	_	1.1	μΑ	$V_{CC} = 3.6V$ $V_P = 5 V$
	Except D _O and	I _{OH}	-1.0	-	-	mA	Vcc = 3V
Output current	OSC _{OUT}	l _{OL}	-	_	1.0	mA	Vcc = 3V


TEST CIRCUIT (FOR MEASURING INPUT SENSITIVITY fin/OSCin)




TYPICAL CHARACTERISTIC CURVES



TYPICAL CHARACTERISTIC CURVES (Continued)




APPLICATION EXAMPLE




REFERENCE INFORMATION

Typical plots measured **Test Circuit** with the test circuit shown on the right of this descrip- fvco= 825 MHz tion are shown below. K v = 10 MHz/vOSC in S.G Each plot shows lock up • f r= 300 KHz Do **LPF** time, phase noise with • f osc= 19.2 MHz fin • LPF: various span. 15k 1.5k Spectrum VCO 4700p 330 p Analyzer 0.047μ



PACKAGE AND DIMENSION



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

MEMO		

MEMO		
		`

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015 Kamikodanaka,
Nakahara–ku, Kawasaki–shi,
Kanagawa 211, Japan
Tel: (044) 754–3753

Tel: (044) 754–3753 FAX: (044) 754–3332

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134–1804, USA Tel: (408) 922–9000

FAX: (408) 432–9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10 63303 Dreieich–Buchschlag, Germany Tel: (06103) 690–0

FAX: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0718 Tel: 336-1600 FAX: 336-1609

I9506 © FUJITSU LIMITED Printed in Japan