## MB1514

## SERIAL INPUT PLL FREQUENCY SYNTHESIZER

## DUAL SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 400MHz PRESCALER

The Fujitsu MB1514 is a dual serial input PLL (phase locked loop) frequency synthesizer designed for cordless telephone applications.
The MB1514 has two PLL circuits on a single chip; one for transmission (PLL-1) and the other for reception (PLL-2). Separate power supply pins are provided for each PLL circuit. Transmission PLL contains a low sensitivity charge pump for modulation, and reception PLL contains a high sensitivity charge pump for fast lock-up time. 400 MHz dual modulus prescalers are provided and enables a pulse swallow function.

MB1514 operates at 3.0 V typ. power supply voltage and dissipates 8 mA typ. of current realized through the use of $\mathrm{Bi}-\mathrm{CMOS}$ technology.

## FEATURES

- Low voltage operation : $\mathrm{Vcc}=2.2 \mathrm{~V}$ to 4.2 V
- High operating frequency : $\mathrm{fin}=400 \mathrm{MHz}(\mathrm{Pin}=-10 \mathrm{dBm}, \mathrm{Vcc}=3.0 \mathrm{~V})$
- Low current consumption : Icc $=8 \mathrm{~mA}$ typ. $(\mathrm{Vcc}=3 \mathrm{~V})$
- Power saving function
- Two charge pumps

Low sensitivity charge pump for transmission (PLL-1)
High sensitivity charge pump for reception (PLL-2)

- Plastic 20-pin DIP package (Suffix: -P)

Plastic 20-pin SOP package (Suffix: -PF)

## ABSOLUTE MAXIMUM RATINGS

| Ratings | Symbol | Value | Unit |  |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage |  | Vcc | -0.5 to +6.0 | V |
| Output <br> Voltage | OSCout, Do, BS | Vo1 | -0.5 to Vcc +0.5 | V |
|  | LD, LFo | Vo2 | -0.5 to +6.0 | V |
| Output Current | lo | $\pm 10$ | mA |  |
| Storage Temperature | Tsta | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PIN ASSIGNMENT


[^0]BLOCK DIAGRAM


## BLOCK DESCRIPTIONS

## TRANSMISSION/RECEPTION BLOCK

- 20-bit latch
- Programmable divider; Binary 7-bit swallow counter (Divide ratio: 0 to 127)
Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
The programmable dividers for transmission and reception are able to be controlled independently.
- Phase detectors with phase polarity change function
- 400 MHz dual modulus prescalers (Divide ratio: 64/65)
- Charge pumps
- Transistors for LPFs
- Analog swithes


## COMMON BLOCK

- 23-bit shift register
- Reference divider;

Reference counter (Divide ratio: 1700)
(Divide frequency $=12.5 \mathrm{kHz}($ Crystal oscillator frequency $=12.8 \mathrm{kHz})$ )

- Crystal oscillation circuit
- Latch selector
- Shmitt circuits
- LD/fr/fp output selector


## PIN DESCRIPTIONS

| Pin No. | Symbol | I/O | Pin Descriptions |
| :---: | :---: | :---: | :---: |
| 1 | GND | - | Ground. |
| $2$ | $\begin{gathered} \text { OSCIN } \\ \text { OSCout } \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Input and output of a reference divider and a crystal is externally connected between these pins. |
| 4 | $\mathrm{fin}_{1}$ | I | Input of a prescaler of PLL-1 (Transmission section). <br> Connection with a VCO should be AC (capacitor) coupling. |
| 5 | Vcc1 | - | Power supply for PLL-1 block. <br> When power is cut off, PLL-1 block's latched data is cancelled. |
| 6 | LD | 0 | Output of lock detectors, a reference divider, and programmable dividers. <br> Output data is selected by data setting of LD bits in the serial data. This is open-drain output. |
| 7 | LFo1 | 0 | Output of the transistor, used for transmission LPF. |
| 8 | LFI1 | 1 | Input of the transistor, used for transmission LPF. |
| 9 | Do1 | 0 | Output of the charge pump(PLL-1). <br> Phase polarity is inverted by FC bit setting in the serial data. |
| 10 | BS 1 | 0 | Output of the analog switch(PLL-1). <br> Usually this pin is high-impedance state. When LE is set to high, the state of the internal charge pump is output. |
| 11 | BS2 | 0 | Output of the analog switch(PLL-2: reception section). <br> Usually this pin is high-impedance state. When LE is set to high, the state of the internal charge pump is output. |
| 12 | Do2 | 0 | Output of the charge pump(PLL-2). <br> Phase polarity is inverted by FC bit setting in the serial data. |
| 13 | LFI2 | I | Input of the transistor which is used for reception LPF. |
| 14 | LFo2 | 0 | Output of the transistor which is used for reception LPF. |
| 15 | PS | I | Power saving control for PLL-2 circuits. |

## PIN DESCRIPTIONS

| Pin No. | Symbol | I/O | Pin Descriptions |
| :---: | :---: | :---: | :---: |
| 16 | Vcc2 | - | Power supply for PLL-2 circuits, a reference counter, a shift register, and a crystal oscillation circuit. When power is cut off, PLL-2 block's and reference counter's latched data are cancelled. |
| 17 | fin2 | I | Input of a prescaler of PLL-2. <br> Connection with a VCO should be AC (capacitor) coupling. |
| 18 | LE | I | Load enable signal input. This pin involves a schmitt trigger circuit. When this pin is high (LE="H"), the data stored in a shift register is transferred into the latch according to the control bit in the serial data. <br> And at the moment, internal analog switch is closed(ON), then each charge pump output signal is output through the BS pin. |
| 19 | Data | I | Serial data input. This pin involves a schmitt trigger circuit. <br> The stored data in the shift register is transferred to either transmission or reception sections depending upon the control bit as follows. |
| 20 | Clock | I | Clock input pin of 23 -bit shift register. This pin involves a schmitt trigger circuit. Each rising edge of the clock shifts one bit of data into the shift register. |

## FUNCTIONAL DESCRIPTIONS

Divide ratio can be set using the following equation:
fvco $=\{(M \times N)+A\} \times$ fosc $\div R(A<N)$
fvco: Output frequency of an external voltage controlled oscillator (VCO)
M: Preset divide ratio of an internal dual modulus prescaler (64)
N: Preset divide ratio of binary 12-bit programmable counter (16 to 2047)
A: Preset divide ratio of binary 5 -bit swallow counter ( $0 \leq A \leq 127$ )
fosc: Output frequency of the external reference frequency oscillator
R: Preset divide ratio of reference counter (1700)

## FUNCTIONAL DESCRIPTIONS

## SERIAL DATA INPUT

Serial data is input using three pins; Data, Clock, and LE pins. Programmable dividers of PLL-1 and PLL-2 are controlled individually.
Serial data of binary data is input to the Data pin.
On rising edge of the clock shifts one bit of the data into the shift register.
When the load enable (LE) is high, the data stored in the shift register is transferred to either the latch of the transmission or the reception sections, depending upon the control bit setting.

| Control bit data | The destination of data |
| :---: | :--- |
| H | Latch of PLL-1 (transmission) |
| L | Latch of PLL-2 (reception) |

## SHIFT REGISTER COSTITUTION

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | The first bit (MSB) $\longrightarrow$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| C | L | L | D | F | A | A | A | A | A | A | A | N | N | N | N | N | N | N | N | N | N | N |
| N | D | D | M | C | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| T | 1 | 2 | Y |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

N1 to N11 : Divide ratio of the programmable counter setting bit (16 to 2047)
A1 to A7 : Divide ratio of the swallow counter setting bit (0 to 127)
FC : Phase control bit of the phase detector
DMY : Dummy bit (set to "L" as a rule)
LD2 : Select bit of LD output (LD, fr, fp1, fp2)
LD1 : Select bit of LD output (LD, fr, fp1, fp2)
CNT : Control bit

## BINARY 11-BIT PROGRAMMABLE COUNTER DATA SETTING

11-bit programmable counter divide ratio (N1 to N11)

| Divide ratio | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ | $\mathbf{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 17 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTE: Divide ratio less than 16 is prohibited.

BINARY 7-BIT SWALLOW COUNTER DATA SETTING
7-bit swallow counter divide ratio (A1 to A7)

| Divide ratio | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ | $:$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

LD1, LD2 : LD OUTPUT SELECT

| LD1 | LD2 | LD Output |
| :---: | :---: | :--- |
| 1 | 1 | Reference frequency (fr) |
| 1 | 0 | PLL-1 programmable frequency (fp1) |
| 0 | 1 | PLL-2 programmable frequency (fp2) |
| 0 | 0 | Lock detector output |

## DMY: DUMMY BIT

Set to "L" as a rule

## SERIAL DATA INPUT TIMING

| $\mathrm{t}_{1}(\geq 1 \mu \mathrm{~s})$ | : Data setup time $\quad \mathrm{t}_{2}(\geq 1 \mu \mathrm{~s}):$ Data hold time | $\mathrm{t}_{3}(\geq 1 \mu \mathrm{~s}):$ Clock pulse width |
| :--- | :--- | :--- |
| $\mathrm{t}_{4}(\geq 1 \mu \mathrm{~s})$ | LE setup time to the rising edge of the last clock | $\mathrm{t}_{5}(\geq 1 \mu \mathrm{~s}):$ LE pulse width |



NOTE: On rising edge of the clock shifts one bit of the data into the shift register.
When LE is high, the data stored in the shift register is transferred into the latch.

## PHASE DETECTOR CHARACTERISTICS

FC bit selects the phase of the phase detector. Phase characteristics (chage pump output) can be reversed depending upon the FC bit of the serial data. The phases of the charge pump outputs through LD pin are reversed depending upon the FC bit as well.

|  | FC = "H " | FC = "L" |
| :--- | :---: | :---: |
|  | Do1, Do2, LD(fp1 \& fp2) output | Do1, Do2, LD(fp1 \& fp2) output |
|  | H | L |
| $\mathrm{fr}=\mathrm{fp}$ | $\mathrm{Z}^{*}$ | $\mathrm{Z}^{*}$ |
| $\mathrm{fr}<\mathrm{fp}$ | L | H |

## *Z: High-impedance

Depending upon the VCO polarity, FC pin should be set accordingly.

When VCO polarity is like ${ }^{1}$, the FC bit should be set at high.
When VCO polarity is like ${ }^{(2)}$, the FC bit should be set at low.


## PHASE DETECTOR WAVEFORM



Note: Phase difference detection range : $-2 \pi$ to $+2 \pi$
Spike shape depends on the charge pump characteristics. The spike is output to diminish the dead band.
LD output is " L " when the phase diference between the fr and fp is tw or more. When the phase difference is tw or less for three or more cycles, LD outputs "H". (When foscin is 21.25 MHz , tw is 376 ns to 753 ns .)

## STAND-BY MODE \& LOCK DETECTOR (LD)

Setting the power saving control pin input level, the crystal oscillation circuit and PLL-2 circuits become inactive, then MB1514 enters lower current consumption state.

|  | PS pin | PLL-1 | PLL-2 | LD output |
| :--- | :---: | :---: | :---: | :---: |
| Transmit/Receive <br> active mode | H | Lock | Lock | H |
|  |  | Lock | Un-Lock | L |
|  |  | Un-Lock | Lock | L |
| Receive active <br> mode | Stand-by <br> Vcc1 = OFF | Lock | H |  |
|  |  | Stand-by <br> Vcc1 = OFF | Un-Lock | L |
| Stand-by mode | $\mathrm{L}^{*}$ | Stand-by | L |  |

NOTE:When PS is "L", the charge pump (Do2) of the PLL-2 becomes high-impedance state.

## ANALOG SWITCH

ON/OFF of the analog switch is controlled by the combination of the control data and LE signal. When the analog switch is ON, BS1, BS2 pins output the charge pump output (Do1, Do2). When the analog switch is OFF, BS pins are set to high-impedance state.

|  | Control data = H <br> When the divide ratio of the <br> PLL-1 is set. |  | Control data $=$ L <br> When the divide ratio of <br> the PLL-2 is set. |  |
| :--- | :---: | :---: | :---: | :---: |
|  | LE = H | LE = L | LE = H | LE = L |
|  | ON | OFF | OFF | OFF |
| Analog Switch of receive <br> section | OFF | OFF | ON | OFF |

When an analog switch is inserted between LPF-1 and LPF-2, fast lock up is achieved by reducing LPF time constant during PLL channel switching.


## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Voltage |  | 2.2 | 3.0 | 4.2 | V |
| Input Voltage | VIN | GND | - | Vcc | V |
| Ambient Temperature | Ta | -10 |  | +70 | ${ }^{\circ} \mathrm{C}$ |

*: Vcc1 = Vcc2

## ELECTRICAL CHARACTERISTICS



## ELECTRICAL CHARACTERISTICS



## TEST CIRCUIT (FOR PRESCALER INPUT SENSITIVITY)



## HANDLING PRECAUTION

- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover work-benches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC bords with devices.


## APPLICATION EXAMPLE



NOTE;
C1, C2 : depends on the crystal oscillator.
Clock, Data, LE : Using shmitt trigger circuits (When inputs are left open, pull-down or pull-up resistors are necessary to prevent oscillation.)
Crystal : 21.25MHz
LD : Open drain

## PACKAGE DIMENTIONS



## PACKAGE DIMENTIONS (Continued)

## 20-LEAD PLASTIC FLAT PACKAGE

 (CASE No.: FPT-20P-M01)

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.
No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

## FUJITSU LIMITED

For further information please contact:

```
Japan
```

FUJITSU LIMITED
Electronic Devices International Operations Department KAWASAKI PLANT, 1015 Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211, Japan
Tel: (044) 754-3753
FAX: (044) 754-3332
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
FAX: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10, 63303 Dreieich-Buchschlag,
Germany
Tel: (06103) 690-0
FAX: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
\#06-04 to \#06-07
Singapore 0718
Tel: 336-1600
FAX: 336-1609


[^0]:    Copyright $\complement^{〔} 1992$ by FUJITSU LIMITED

