# ASSP

# Serial Input PLL Frequency Synthesizer

# MB1511

## DESCRIPTION

The Fujitsu MB1511 is a single chip serial input PLL frequency synthesizer designed for VHF tuner and cellular telephone applications.

It contains a 1.1 GHz dual modulus prescaler which enables pulse swallow function, and an analog switch to speed up lock up time.


It operates supply voltage of 3.0 V typ. and dissipates 7 mA typ. of current realized through the use of Fujitsu's unique U-ESBIC Bi-CMOS technology.

The MB1511 is housed in SSOP package, this enables high integration.

## FEATURES

- Low power supply voltage: Vcc = 2.7 to 5.5 V
- High operating frequency: fin MAX = 1.1 GHz (VIN MIN = -10dBm)
- Pulse swallow function: 64/65 or 128/129
- Low supply current: Icc = 7 mA typ.
- Serial input 18-bit programmable divider consisting of: Binary 7-bit swallow counter: 0 to 127 Binary 11-bit programmable counter: 16 to 2047
- Serial input 15-bit programmable reference divider consisting of: Binary 14-bit programmable reference counter: 8 to 16383
   1-bit switch counter (SW) sets divide ratio of prescaler


(Continued)



(Continued)

- On-chip analog switch achieves fast lock up time
- 2 types of phase detector output On-chip charge pump (Bipolar type) Output for external charge pump
- Wide operating temperature: -40°C to +85°C
- 20-pin Plastic Shrink Small Outline Package (Suffix: -PFV)


#### PIN ASSIGNMENT



## ■ PIN DESCRIPTION

Pin No.	Pin Name	I/O	Functions
1	OSCIN	I	Oscillator input.
3	OSCOUT	0	Oscillator oùtput. A crystal is placed between OSCıℕ and OSCou⊤.
4	VP	_	Power supply input for charge pump and analog switch.
5	Vcc	_	Power supply voltage input.
6	Do	0	Charge pump output. The characteristics of charge pump is reversed depending upon FC input.
7	GND		Ground.
8	LD	0	Phase comparator output. Normally this pin outputs high level. While the phase difference of $f_{\rm r}$ and $f_{\rm p}$ exists, this pin outputs low level.
10	fın	I	Prescaler input. The connection with an external VCO should be AC connection.
11	Clock	I	Clock input for 19-bit shift register and 16-bit shift register. On rising edge of the clock shifts one bit of data into the shift registers.
13	Data	I	Binary serial data input. The last bit of the data is a control bit which specified destination of shift reg- isters. When this bit is high level and LE is high level, the data stored in shift regis- ter is transferred to 15-bit latch. When this bit is low level and LE is high level, the data is transferred to 18-bit latch.
14	LE	I	Load enable input (with internal pull up resistor). When LE is high or open, the data stored in shift register is transferred into latch depending upon the control bit. At the time, internal charge pump out- put is connected to BISW pin because internal analog switch becomes ON state.
15	FC	I	Phase select input of phase comparator (with internal pull up resistor). When FC is low level, the characteristics of charge pump, phase comparator is reversed. FC input signal controls fout pin (test pin) output level, fr or fp.
16	BISW	0	Analog switch output. Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high level), this pin outputs internal charge pump output.
17	fouт	0	Minitor pin of phase comparator input. f <sub>out</sub> pin outputs either programmable reference divider output (f <sub>r</sub> ) or program- mable divider output (f <sub>p</sub> ) depending upon FC pin input level. FC = H: It is the same as f <sub>r</sub> output level. FC = L: It is the same as f <sub>p</sub> output level.
18	φP	0	Output for external charge pump.
20	φR	0	<ul> <li>The characteristics are reversed according to FC input.</li> <li></li></ul>
2, 9 12, 19	NC		No connection.

BLOCK DIAGRAM



#### ■ FUNCTIONAL DESCRIPTIONS

#### 1. Pulse Swallow Function

The divide ratio is set using the following equation.

- $f_{VCO} = [(M \times N) + A] \times f_{OSC} \div R$
- fvco : Output frequency of external voltage controlled oscillator (VCO)
  - M : Preset modulus of external dual modulus prescaler (64 or 128)
  - N : Preset divide ratio of binary 11-bit programmable counter (16 to 2047)
  - A : Preset divide ratio of binary 7-bit swallow counter ( $0 \le A \le 127, A < N$ )
- fosc : Output frequency of the external reference frequency oscillator
  - R : Preset divide ratio of binary 14-bit programmable reference counter (8 to 16383)

#### 2. Serial Data Input

Serial data input is achieved by three inputs, such as Data pin, Clock pin and LE pin. Serial data input controls 15bit programmable reference divider and 18-bit programmable divider, respectively.

Binary serial data is input to Data pin.

On rising edge of clock shifts one bit of serial data into the internal shift registers and when load enable pin is high level or open, stored data is transferred into latch depending upon the control bit.

Control data "H" data is transferred into 15-bit latch.

Control data "L" data is transferred into 18-bit latch.


## (1) Programmable Reference Divider

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.


Γ			Con	trol bi	t		[	Divide	ratio	of pr	escal	er se	tting t	oit —	
	v	LSB					MSB								
С	S	S	S	S	S	S	s	S	S	S	S	S	S	S	s
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	w
	F PROG		IMAB	LE R	EFER	RENC	E CC	OUNT	ER DI	IVIDE	E RAT	-10 s	s	s	s
-	R	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
	9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
16	6383	1	1	1	1	1	1	1	1	1	1	1	1	1	1
NOTE	SW S1 t C: 0	de ra : This SW SW to S1 Contro	tio: 8 bit s = H: = L: 4: The bl bit (	to 16 elects 64/65 128/1 ese b	383 divic 29 its se as hiç	le rati lect d gh lev	o of p ivide	oresca		ogram	ımabl	e refe	erence	e divi	der.

#### (2) Programmable Divider

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown following page.



#### 3. Serial Data Input Timing




Notes: Paranthesis data is used for setting divide ratio of programmable reference divider. On rising edge of clock shifts one bit of data in the shift register.


#### 4. Phase Characteristics

FC pin is provided to change phase characteristics of phase comparator. Characteristics of internal charge pump output level (Do), phase comparator output level ( $\phi$ R,  $\phi$ P) are reversed depending upon FC pin input level. Also, monitor pin (fout) output level of phase comparator is controlled by FC pin input level. The relation between outputs (Do,  $\phi$ R,  $\phi$ P) and FC input level are shown below.

		FC : "H"	' or open		FC : "L"				
	Do	φR	φΡ	fouт	Do	φR	φΡ	fouт	
fr > fp	Н	L	L	(fr)	L	Н	Z	(fp)	
fr = fp	Z	L	Z	(fr)	Z	L	Z	(fp)	
fr < fp	L	Н	Z	(fr)	Н	L	L	(fp)	

Depending upon VCO characteristics, FC pin should be set accordingly:





Phase comparator output waveforms are shown below.

Notes: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 


Spike appearance depends on charge pump characteristics. Also, the spike is output in order to diminish dead band. When fr>fp or fr<fp, spike might not appear depending upon charge rump characteristics.

#### 5. Analog Switch

ON/OFF of analog switch is controlled by LE input signal. When the analog switch is ON, internal charge pump output (D<sub>0</sub>) is connected to BISW pin. When the analog switch is OFF, BISW pin is set to high-impedance state.

LE	Analog Switch
H (Changing the divide ratio of internal prescaler)	ON
L (Normal operationg mode)	OFF

When an analog switch is inserted between LP1 and LP2, faster lock up times is achieved to reduce LPF time constant during PLL channal switching.



## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Rating	Unit
Power cupply veltage	Vcc	-0.5 to 7.0	V
Power supply voltage	VP	Vcc to 10.0	V
Output voltage	Vout	-0.5 to Vcc +0.5	V
Open-drain voltage	VOOP	-0.5 to 8.0	V
Output current	Ιουτ	±10	mA
Storage temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falaneter	Symbol	Min.	Тур.	Max.	Onic
Power supply veltage	Vcc	2.7	3.0	5.5	V
Power supply voltage	Vp	Vcc	_	8.0	V
Input voltage	VIN	GND	_	Vcc	V
Operating temperature	Ta	-40		+85	۵°

#### HANDLING PRECAUTIONS

- This device should be transported and stored in anti-static containers.
- This is static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handing or transporting PC boards with devices.

## ■ ELECTRICAL CHARACTERINSTICS

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter		Cumhal		Unit		
Paramete	Symbol	Min.	Тур.	Max.	Onit	
Power supply current*1	lcc	—	7.0		mA	
Operating frequency	fin* <sup>2</sup>	fın	10	—	1100	MHz
Operating frequency	OSCIN	fosc	_	12	20	MHz
	fin-1* <sup>3</sup>	Vfin1	-4	_	6	dBm
Input sensitivity	fin-2*4	V <sub>fin2</sub>	-10	_	6	dBm
	OSCIN	Vosc	0.5	—		Vp-p
High-level input voltage	Except fin and	VIH	Vcc×0.7			V
Low-level input voltage	OSCIN	VIL	_	—	Vcc×0.3	V
High-level input current	Data clock	Ін	_	1.0		μA
Low-level input current		lıL	_	-1.0		μA
Input ourrent	OSCIN	losc	—	±50	_	μA
Input current	LE, FC	LE	—	-60	—	μA
High-level output current	Except Do	Vон*5	2.2	—	_	V
Low-level output current	and OSCout	Vol	—	—	0.4	V
N-channel open drain cutoff current	Dο, φP*6	IOFF	_	_	1.1	μA
	Except Do	Іон	-1.0	—	—	mA
Output current	and OSCout	OL	1.0	_		mA
Analog switch on resistanc	Ron	_	50		Ω	

Notes: \*1 fin =1.1 GHz, OSCIN=12 MHz, Vcc=3V. Inputs are grounded and outputs are open.


\*2 AC coupling. Minimum operating frequency is measured when a capacitor 1000pF.

\*3 Vcc=4.0 to 5.5V, 50  $\Omega$ 

- \*4 Vcc=2.7 to 4.0V, 50 Ω
- \*5 Vcc=3V


\*6  $V_{P}=V_{CC}$  to 8V,  $V_{OOP}=GND$  to 8V

## MEASURMENT CIRCUIT



**MB1511** 


## ■ TYPICAL APPLICATION EXAMPLE



V<sub>PX</sub>, V<sub>P</sub> : 8V max.

- $C_1,\,C_2 \quad : \quad \text{Depends on crystal oscillator}$
- LE, FC : With internal pull up resistor
- φP : Open drain output

## ■ PACKAGE DIMENSION



## MB1511

## FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.