

MC68HC05P9A HCMOS Microcontroller Unit

TECHNICAL DATA



List of Sections

Table of Contents
Introduction 9
Pin Descriptions
Memory 19
Central Processor Unit (CPU)
Resets and Interrupts
Low-Power Modes 59
Parallel I/O Ports 65
Computer Operating Properly Watchdog (COP)
Timer 85
Serial Input/Output Port (SIOP) 103
Analog-to-Digital Converter (ADC) 117
Specifications 127
Index141
Literature Updates

List of Sections

Table of Contents

Introduction	Contents.9Features.10Structure.11Package Types and Order Numbers.12Mask Selectable Options.12
Pin Descriptions	Contents
Memory	Contents 19 Features 19 Memory Map 20 Input/Output Register Summary 21 RAM. 24 ROM 24 ROM Security Feature 24 Self-Check Mode 25
CPU	Contents 27 Features 28 Introduction 28 CPU Control Unit 30 Arithmetic/Logic Unit 30 CPU Registers 30 Instruction Set 34 Instruction Set Summary 42 Opcode Map 47

6

Freescale Semiconductor, Inc.

Table of Contents

Resets and Interrupts	Contents.49Resets.50Low-Voltage Protection.52Interrupts.53
Low-Power Modes	Contents 59 Stop Mode 59 Halt Mode 61 Wait Mode 63 Contents 65 Introduction 66 Port A 67 Port B 70 Port C 73 Port D 76
COP	Contents 79 Features 79 Introduction 80 Operation 80 Interrupts 81 COP Register 81 Low-Power Modes 82
Timer	Contents .85 Features .86 Introduction .86 Operation .89 Timing .91 Interrupts .94 I/O Registers .94 Low-Power Modes .102

SIOP	Contents 103 Features 104 Introduction 104 Operation 106 Timing 110 Interrupts 111 I/O Registers 112 Low-Power Modes 116
ADC	Contents 117 Features 117 Introduction 118 Operation 119 Interrupts 120 Timing and Electrical Characteristics 121 I/O Registers 122 Low-Power Modes 125
Specifications	Contents127Maximum Ratings128Operating Temperature Range128Thermal Characteristics129Power Considerations1295.0 V DC Electrical Characteristics1303.3 V DC Electrical Characteristics132Driver Characteristics134Typical Supply Current vs. Internal Clock Frequency135Maximum Supply Current vs. Internal Clock Frequency1365.0 V Control Timing1373.3 V Control Timing138Test Load139Mechanical Specifications139

Table of Contents

Index	Index	141
Literature Updates	Literature Distribution Centers	153
·	Mfax	154
	Motorola SPS World Marketing World Wide Web Server	154
	CSIC Microcontroller Division's Web Site	154

Introduction

Contents

Features	10
Structure	11
Package Types and Order Numbers	12
Mask Selectable Options	12

Introduction

Features

- Four Peripheral Modules
 - 16-Bit Input Capture/Output Compare Timer
 - Synchronous Serial I/O Port (SIOP)
 - 4-Channel, 8-Bit Analog-to-Digital Converter (ADC)
 - Computer Operating Properly (COP) Watchdog
- 20 Bidirectional I/O Port Pins and One Input-Only Port Pin
 - High Current Source Sink on PC0 and PC1
 - Mask Programmable Pullups/Interrupts on PA0–PA7, a Keyboard Scan Feature
- On-Chip Oscillator with Connections for:
 - Crystal
 - Ceramic Resonator
 - External Clock
 - Resistor Capacitor (RC) Oscillator
- 2112 Bytes of ROM
 - 48 Bytes of Page Zero ROM
 - Eight Locations for User Vectors
 - ROM Security
- 128 Bytes of User RAM
- Selfcheck ROM
- Memory-Mapped Input/Output (I/O) Registers
- Fully Static Operation with No Minimum Clock Speed
- Power-Saving Stop and Wait Modes

Structure




Figure 1. MC68HC05P9A Block Diagram

Package Types and Order Numbers

Table 1. Order Numbers

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number			
Plastic DIP ⁽¹⁾	710	28	0 to +70 °C -40 to +85 °C -40 to +105 °C -40 to +125 °C	MC68HC05P9AP MC68HC05P9ACP MC68HC05P9AVP MC68HC05P9AMP			
SOIC ⁽²⁾	SOIC ⁽²⁾ 751F 28		0 to +70 °C -40 to +85 °C -40 to +105 °C -40 to +125 °C	MC68HC05P9ADW MC68HC05P9ACDW MC68HC05P9AVDW MC68HC05P9AMDW			

^{1.} DIP = dual in-line package

Mask Selectable Options

The options in **Table 2** are user selectable mask options.

Table 2. User Selectable Mask Options

Feature	Option					
COP Watchdog	Enabled or Disabled					
External Interrupt Pin Triggering	Negative-Edge Triggering Only or Negative-Edge and Low-Level Triggering					
SIOP Data Format	MSB First or LSB First					
Keyscan Pullups/Interrupts on Port A	Enabled Pin-by-Pin or Disabled Pin-by-Pin					
STOP Instruction	Enabled or Disabled (Convert to HALT)					

^{2.} SOIC = small outline integrated circuit

Pin Descriptions

Contents

Pin Assignments
Pin Functions
V _{DD} and V _{SS} 15
OSC1 and OSC215
Crystal Connections
Ceramic Resonator Connections
RC Oscillator17
External Clock Connections
RESET17
ĪRQ17
PA7–PA0
PB7/SCK-PB5/SDO18
PC7/V _{RH} -PC0
PD7/TCAP and PD5
TCMP

Pin Assignments




Figure 2. Pin Assignments

Pin Functions

V_{DD} and V_{SS}

 V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single 5-V power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU as Figure 3 shows. Place the bypass capacitors as close as possible to the MCU. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.




Figure 3. Bypassing Recommendation

OSC1 and OSC2

The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The oscillator can be driven by any of the following:

- Crystal
- Ceramic resonator
- RC Oscillator
- External clock signal

The frequency of the on-chip oscillator is $f_{\rm OSC}$. The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of $f_{\rm OP}$.

Pin Descriptions

Crystal Connections

The circuit in Figure 4 shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.




Figure 4. Crystal Connections

NOTE:

Use an AT-cut crystal. Do not use a strip or tuning fork crystal. The MCU may overdrive or have the incorrect characteristic impedance for a strip or tuning fork crystal.

Ceramic Resonator Connections

To reduce cost, use a ceramic resonator in place of the crystal. Figure 5 shows a ceramic resonator circuit. For the values of any external components, follow the recommendations of the resonator manufacturer. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the resonator and capacitors as close as possible to the pins.




Figure 5. Ceramic Resonator Connections

NOTE:

Because the frequency stability of ceramic resonators is not as high as that of crystal oscillators, using a ceramic resonator may degrade the performance of the ADC.

RC Oscillator

The lowest cost oscillator is the RC oscillator configuration where a resistor is connected between the two oscillator pins as shown in **Figure 6**. The internal startup resistor of approximately 2 M Ω is not recommended between OSC1 and OSC2 for the RC-type

oscillator.





Figure 6. RC Oscillator Connections

External Clock
Connections

An external clock from another CMOS-compatible device can drive the OSC1 input, with the OSC2 pin unconnected, as

Figure 7 shows.



RESET

A logic 0 on the RESET pin forces the MCU to a known startup state. The RESET pin input circuit contains an internal Schmitt trigger to improve noise immunity.

Figure 7. External Clock Connections

IRQ

The IRQ pin has the following functions:

- Applying asynchronous external interrupt signals
- Applying V_{TST}, the mode detection voltage

PA7-PA0	PA7–PA0 are general-purpose bidirectional I/O port pins. Use data direction register A to configure port A pins as inputs or outputs. PA7–PA0 also have mask selectable interrupt/pullup options.
PB7/SCK- PB5/SDO	Port B is a 3-pin bidirectional I/O port that shares its pins with the SIOP. Use data direction register B to configure port B pins as inputs or outputs.

PC7/V_{RH}-PC0 Port C is an 8-pin bidirectional I/O port that shares five of its pins with the ADC. Use data direction register C to configure port C pins as inputs or

outputs.

Pin Descriptions

PD7/TCAP and PD5 Port D is a 2-pin I/O port that shares one of its pins with the

capture/compare timer. Use data direction register D to configure port D

pins as inputs or outputs.

TCMP The TCMP pin is the output compare pin for the capture/compare timer.

Memory

Contents

Features	19
Memory Map	20
Input/Output Register Summary	21
RAM	24
ROM	.24
ROM Security Feature	24
Self-Check Mode	25

Features

- 2104 Bytes of ROM
 - 48 Bytes of Page Zero ROM
 - Eight Locations for User Vectors
- 128 Bytes of User RAM
- 240 Selfcheck ROM

Memory Map




Figure 8. Memory Map

Input/Output Register Summary

A -l -l	Nama	D/M	D:4 7	c	-		•	•	4	D:4 0
Addr.	Name	R/W Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PORTA)	Write:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		Reset:			l	Jnaffecte	d by rese	t		
\$0001	Port B Data Register (PORTB)	Read:	PB7	PB6	PB5	0	0	0	0	0
φοσοι	FULL D Data Register (FURTD)	Write:	101	1 00						
		Reset:				Jnaffecte	d by rese	:t		
\$0002	Port C Data Register (PORTC)	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
	•	Write: Reset:			l	 Jnaffecte	d by rese	<u> </u> :t		
\$0003	Port D Data Register (PORTD)	Read: Write:	PD7	0	PD5	1	0	0	0	0
		Reset:			L	 Jnaffecte	d by rese	t		
		Dood.								
\$0004	Data Direction Register A (DDRA)	Read: Write:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		Reset:	0	0	0	0	0	0	0	0
		Read:				0	0	0	0	0
\$0005	Data Direction Register B (DDRB)	Write:	DDRB7	DDRB6	DDRB5					
		Reset:	0	0	0	0	0	0	0	0
\$0006	Data Direction Register C (DDRC)	Read:	DDRC7	DDBC6	DDRC5	DDBC4	DDRC3	DDRC2	DDRC1	DDRC0
\$0006	Data Direction Register C (DDRC)	Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register D (DDRD)	Read:	0	0	DDRD5	0	0	0	0	0
build Direction Register B (BBRB)		Write: Reset:	0	0	0	0	0	0	0	0
		Reset.								
\$0008	Unimplemented									
\$0009	Unimplemented									
				= Unimp	lemented	R	= Reserv	ved	U = Una	ffected

Figure 9. I/O Register Summary

22

Freescale Semiconductor, Inc.

Memory

Addr.	Name	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$000A	SIOP Control Register (SCR)	Read: Write:	0	SPE	0	MSTR	0	0	0	0
		Reset:	0	0	0	0	0	0	0	0
\$000B	SIOP Status Register (SSR)	Read:	SPIF	DCOL	0	0	0	0	0	0
•		Write: Reset:	0	0	0	0	0	0	0	0
\$000C	OC SIOP Data Register (SDR)		Bit 7	6	5	4	3	2	1	Bit 0
			Unaffected by reset							
\$000D	Unimplemented	[
\$000E	Unimplemented									
\$000F	Unimplemented									
\$0010	Unimplemented	[
\$0011	Unimplemented	[
\$0012	Timer Control Register (TCR)	Read: Write:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
		Reset:	0	0	0	0	0	0	U	0
# 0040	Timer Status Register (TSR)	Read:	ICF	OCF	TOF	0	0	0	0	0
\$0013		Write:				_				_
		Reset:	Unaf	fected by	reset	0	0	0	0	0
\$0014	Input Capture Register High (ICRH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
		Reset:				Unaffecte	d by rese	t		
00045	Input Capture Register Low (ICRL)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0015		Write:								
		Reset:				Unaffecte	a by rese	τ		
\$0016	Output Compare Register High (OCRH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
		Reset:	Unaffected I			d by rese	by reset			
] = Unimp	lemented	R	= Reserv	/ed	U = Una	ffected

Figure 9. I/O Register Summary (Continued)

Memory Input/Output Register Summary

Addr.	Name	R/W	Bit 7	6	5	4	3	2	1	Bit 0	
\$0017	Output Compare Register Low (OCRL)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0	
φσσ	caipat compare regions zon (conz,	Reset:									
\$0018	Timer Register High (TRH)	Read:	Bit 15	14	13	12	11	10	9	Bit 8	
		Write:		Dood initialing TDU 4 PFF							
		Reset:	eset: Reset initializes TRH to \$FF								
\$0019	Timer Register Low (TRL)	Read:	Bit 7	6	5	4	3	2	1	Bit 0	
		Write: Reset:	Reset initializes TRL to \$FC								
				1			1		1		
\$001A	Alternate Timer Register High (ATRH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8	
		Reset:									
#004D	Alternate Timer Register Low (ATRL)	Read:	Bit 7	6	5	4	3	2	1	Bit 0	
\$001B		Write:									
		Reset:			Reset	t initialize	s ATRL to	o \$FC			
\$001C	Unimplemented	Read:									
,		Write: Reset:									
		1100011									
\$001D	ADC Data Register (ADDR)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0	
		Reset:									
		Б		I			T _	I	I		
\$001E	ADC Status/Control Register (ADSCR)	Read: Write:	CCF	ADRC	ADON	0	0	CH2	CH1	CH0	
		Reset:	0	0	0	0	0	0	0	0	
\$001F	Reserved	Read:	R	R	R	R	R	R	R	R	
φοστι		Write: Reset:									
		. 10001.									
\$1FF0	COP Register (COPR)	Read: Write:	R	R	R	R	R	R	R	COPC	
	Reset: Unaffected				d by reset						
				= Unimplemented R = Reserved U = Unaffe			ffected				

Figure 9. I/O Register Summary (Continued)

Memory

RAM

The 128 addresses from \$0080–\$00FF are RAM locations. The CPU uses the top 64 RAM addresses, \$00C0–\$00FF, as the stack. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

NOTE:

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

ROM

The following addresses are mask programmable ROM locations:

- \$0020-\$004F
- \$0100-\$08FF
- \$1FF8-\$1FFF (reserved for user-defined interrupt and reset vectors)

ROM Security Feature

A security¹ feature has been incorporated into the MC68HC05P9A to help prevent externally reading of code in the ROM. This feature aids in keeping customer developed software proprietary.

^{1.} No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the ROM difficult for unauthorized users.

Memory Self-Check Mode

Self-Check Mode

The self-check program resides at mask ROM locations \$1F00 to \$1FEF. This program is designed to check the part's functionality with a minimum of support hardware. The COP subsystem is disabled in the self-check mode so that routines that feed the COP do not exist in the self-check program.

The self-check mode is entered on the rising edge of \overline{RESET} if the \overline{IRQ} pin is driven to double the supply voltage and the TCAP/PD7 pin is at logic 1. \overline{RESET} must be held low for 4064 cycles after POR or for a time, t_{RL} , for any other reset. After reset, the I/O, RAM, ROM, timer, and SIOP are tested. Self-check results (using LEDs as monitors) are shown in **Table 3**. It is not recommended that the user code use any of the self-check code. The self-check code is subject to change at any time to improve testability or manufacturability.

Table 3. Self-Check Results

PC2	PC1	PC0	Remarks				
0	0	1	Bad I/O				
0	1	0	Bad RAM				
0	1	1	Bad Timer				
1	0	0	Bad ROM				
1	0	1	Bad Serial				
	Flashing		Good Device				
	All Others		Bad Device				

0 indicates LED is on; 1 indicates LED is off.

Go to: www.freescale.com

Memory




Figure 10. Self-Check Circuit

Central Processor Unit CPU

Contents

Features
Introduction
CPU Control Unit
Arithmetic/Logic Unit
CPU Registers
Accumulator
Index Register31
Stack Pointer
Program Counter32
Condition Code Register32
Instruction Set
Addressing Modes
Inherent
Immediate
Direct
Extended
Indexed, No Offset
Indexed,
8-Bit Offset
Indexed, 16-Bit Offset36
Relative
Instruction Types
Register/Memory Instructions
Read-Modify-Write Instructions
Jump/Branch Instructions39
Bit Manipulation Instructions
Control Instructions
Instruction Set Summary42
Opcode Map
- 1

5-hc05cpu

Features

- 2.1-MHz Bus Frequency
- 8-Bit Accumulator
- 8-Bit Index Register
- 13-Bit Program Counter
- 6-Bit Stack Pointer
- Condition Code Register with Five Status Flags
- 62 Instructions
- Eight Addressing Modes
- Power-Saving Stop and Wait Modes

Introduction

The central processor unit (CPU) consists of a CPU control unit, an arithmetic/logic unit (ALU), and five CPU registers. The CPU control unit fetches and decodes instructions. The ALU executes the instructions. The CPU registers contain data, addresses, and status bits that reflect the results of CPU operations.

CPU Introduction




Figure 11. CPU Programming Model

CPU Control Unit

The CPU control unit fetches and decodes instructions during program operation. The control unit selects the memory locations to read and write and coordinates the timing of all CPU operations.

Arithmetic/Logic Unit

The arithmetic/logic unit (ALU) performs the arithmetic, logic, and manipulation operations decoded from the instruction set by the CPU control unit. The ALU produces the results called for by the program and sets or clears status and control bits in the condition code register (CCR).

CPU Registers

The M68HC05 CPU contains five registers that control and monitor MCU operation:

- Accumulator
- Index register
- Stack pointer
- Program counter
- Condition code register

CPU registers are not memory mapped.

CPU CPU Registers

Accumulator

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic and logic operations.



Figure 12. Accumulator (A)

Index Register

The index register can be used for data storage or as a counter. In the indexed addressing modes, the CPU uses the byte in the index register to determine the effective address of the operand.



Figure 13. Index Register (X)

Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next stack location to be used. During a reset or after the reset stack pointer instruction (RSP), the stack pointer is preset to \$00FF. The address in the stack pointer decrements after a byte is stacked and increments before a byte is unstacked.




Figure 14. Stack Pointer (SP)

9-hc05cpu

The 10 most significant bits of the stack pointer are permanently fixed at 000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations; an interrupt uses five locations.

Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. The three most significant bits of the program counter are ignored internally and appear as 000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 15. Program Counter (PC)

Condition Code Register

The condition code register is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of the instruction just executed.




Figure 16. Condition Code Register (CCR)

10-hc05cpu

CPU CPU Registers

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations.

I — Interrupt Mask

Setting the interrupt mask disables interrupts. If an interrupt request occurs while the interrupt mask is logic zero, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. Normally, the CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can be cleared only by a software instruction.

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag.

Instruction Set

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

12-hc05cpu

CPU
Instruction Set

Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

Indexed, No Offset Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

Indexed, 8-Bit Offset Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

13-hc05cpu

Indexed, 16-Bit Offset Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

CPU Instruction Set

Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions

Register/ Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 4. Register/Memory Instructions

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

Read-Modify-Write Instructions These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Table 5. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	СОМ
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

^{1.} Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

CPU Instruction Set

Jump/Branch Instructions Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 6. Jump and Branch Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	внсс
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	BMC
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

CPU Instruction Set

Bit Manipulation Instructions The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 7. Bit Manipulation Instructions

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 8. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

CPU

Instruction Set Summary

Table 9. Instruction Set Summary

Source	Oncretion	Description			ect		n	ess de	ode	and	les
Form	Operation	Description	Н	ı	N	Z	С	Address Mode	Opcode	Operand	Cycles
ADC #opr								IMM	A9	ii	2
ADC opr								DIR	В9	dd	3
ADC opr	Add with Carry	$A \leftarrow (A) + (M) + (C)$	\$		- _{\$}		× ‡>	EXT	C9	hh II	4
ADC opr,X	Add with Carry	$A \leftarrow (A) + (M) + (O)$	*′		*′	`	^ *′	IX2	D9	ee ff	5
ADC opr,X								IX1	E9	ff	4
ADC ,X								IX	F9		3
ADD #opr								IMM	AB	ii	2
ADD opr								DIR	BB	dd	3
ADD opr	Add without Carry	$A \leftarrow (A) + (M)$	 		- _{\$}	1	‡	EXT	СВ	hh II	4
ADD opr,X	Add without Carry	$A \leftarrow (A) + (W)$	*′]_	*′	`	*	IX2	DB	ee ff	5
ADD opr,X								IX1	EB	ff	4
ADD ,X								IX	FB		3
AND #opr								IMM	A4	ii	2
AND opr								DIR	В4	dd	3
AN <i>D opr</i>	Logical AND	Δ ((Δ) , (Δ)			- _{\$}	1		EXT	C4	hh II	4
AND opr,X	Logical AND	$A \leftarrow (A) \wedge (M)$				9 +		IX2	D4	ee ff	5
AND opr,X								IX1	E4	ff	4
AND ,X								IX	F4		3
ASL opr								DIR	38	dd	5
ASLA		—						INH	48		3
ASLX	Arithmetic Shift Left (Same as LSL)	□ □ □ □ □ □ □	-	-	\$	\$	‡	INH	58		3
ASL opr,X		b7 b0						IX1	68	ff	6
ASL ,X								IX	78		5
ASR opr								DIR	37	dd	5
ASRA								INH	47		3
ASRX	Arithmetic Shift Right	→ □□□□→□	-	-	‡ >	\$	‡	INH	57		3
ASR opr,X		b7 b0						IX1	67	ff	6
ASR ,X								IX	77		5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	-	-	-	-	- -	REL	24	rr	3
								DIR (b0)	11	dd	5
								DIR (b1)	13	dd	5
								DIR (b2)	15	dd	5
DCI D n one	Cloor Dit n	Ma . O						DIR (b3)	17	dd	5
BCLR n opr	Clear Bit n	Mn ← 0				[1	DIR (b4)	19	dd	5
								DIR (b5)	1B	dd	5
								DIR (b6)		dd	5
								DIR (b7)	1F	dd	5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel? C = 1	1-	1-	-	1-	-	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + 2 + rel? Z = 1$	1-	1-	1-	1–	1—	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? H = 0$	1-	1-	1-	1–	1—	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + rel? H = 1	1_	1-	1-	1-	1=	REL	29	rr	3

CPU Instruction Set

Table 9. Instruction Set Summary (Continued)

Source	Operation	Description			ect CC		on sess			and	Cycles
Form	Operation	Description	Н	ı	N	z	С	Address Mode	Opcode	Operand	2
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$	_	-	_	_	-	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel? C = 0$	-	-	_	_	-	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + rel ? IRQ = 1			_	_	-	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$		<u> </u>	_	_	-	REL	2E	rr	3
BIT #opr								IMM	A5	ii	2
BIT opr								DIR	B5	dd	3
BIT opr	Dit Toot Assume dates with Marson Duta	(A) (A)			.			EXT	C5	hh II	4
BIT opr,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)	-	-	↓>	\$		IX2	D5	ee ff	5
BIT opr,X								IX1	E5	ff	4
BIT ,X								IX	F5		3
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel? C = 1	_	<u> </u>	_	_	<u> </u>	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	<u> </u>	1-	<u> </u>	_	1	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel? I = 0$	1_	<u> </u>		_	1_	REL	2C	rr	3
BMI rel	Branch if Minus	$PC \leftarrow (PC) + 2 + rel? N = 1$	1_	<u> </u>		_	1_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + 2 + rel? I = 1$	_			_	1_	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$	<u> </u>	<u> </u>				REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$						REL	2A	rr	3
BRA rel	Branch Always	$PC \leftarrow (PC) + 2 + rel? 1 = 1$						REL	20	rr	3
5101707	Dranom, awaye	13 (13) 12 1767 1 1 - 1						DIR (b0)	01	dd rr	+-
								DIR (b1)			1
								DIR (b2)	l .	1	
								DIR (h3)		dd rr	
BRCLR n opr rel	Branch if Bit n Clear	$PC \leftarrow (PC) + 2 + rel ? Mn = 0$			-	_	‡ >	DIR (b3)			1
								DIR (b4)	l .		1
									l .	1	1
								DIR (b6)	ı		
DDN and	Drawah Navas	DC - (DC) - 2124 - 0	-					DIR (b7)			+-
BRN rel	Branch Never	$PC \leftarrow (PC) + 2 + rel? 1 = 0$	⊨	1	=	_	\vdash	REL	21	rr	3
								DIR (b0)	l .	1	
								DIR (b1)		1	1
								DIR (b2)		1	
BRSET n opr rel	Branch if Bit n Set	$PC \leftarrow (PC) + 2 + rel? Mn = 1$	<u> </u> _	_	_	_	· 🗼	DIR (b3)	l .		
•							'	DIR (b4)			
								DIR (b5)			
								DIR (b6)	1	1	
								` '	0E		_
								DIR (b0)		dd	5
								DIR (b1)	1	dd	5
								DIR (b2)	1	dd	5
DOET n one	Sat Bit n	Mn ← 1						DIR (b3)	16	dd	5
BSET n opr	Set Bit n	IVIII ← I					Γ	DIR (b4)	18	dd	5
								DIR (b5)	1	dd	5
								DIR (b6)	1	dd	5
							1	DIR (b7)	1	dd	5

Table 9. Instruction Set Summary (Continued)

Source	Operation	Description		Eff	ect		n	ress de	ode	and	Cycles
Form	Operation	Description	Н	I	N	Z	С	Address Mode	Opcode	Operand	င်
BSR rel	Branch to Subroutine	$PC \leftarrow (PC) + 2$; push (PCL) $SP \leftarrow (SP) - 1$; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	_	_	_	_	_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0		<u> </u>	_	-	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	_	0	_	_	_	INH	9A		2
CLR opr		M ← \$00						DIR	3F	dd	5
CLRA		A ← \$00						INH	4F		3
CLRX	Clear Byte	X ← \$00	_	_	0	1	_	INH	5F		3
CLR opr,X	,	M ← \$00						IX1	6F	ff	6
CLR ,X		M ← \$00						IX	7F		5
CMP #opr		400	+			\vdash		IMM	A1	ii	2
CMP opr								DIR	B1	dd	3
CMP opr								EXT	C1	hh II	4
CMP opr,X	Compare Accumulator with Memory Byte	(A) - (M)	-		\$ >	\$	‡	IX2	D1	ee ff	1
CMP opr,X								IX1	E1	ff	4
CMP ,X								IX	F1	"	
			+					DIR	33	dd	5
COM opr		$M \leftarrow (\overline{M}) = FF - (M)$								aa	1
COMA	Occasile secret Bute (Occale Occasile secret)	$A \leftarrow (\overline{A}) = \$FF - (A)$					4	INH	43		3
COMX	Complement Byte (One's Complement)	$X \leftarrow (\overline{X}) = \$FF - (X)$ $M \leftarrow (\overline{M}) = \$FF - (M)$		-	\ \ >	¢ ‡>	1	INH	53	l	3
COM opr,X		$M \leftarrow (M) = \$FF - (M)$ $M \leftarrow (\overline{M}) = \$FF - (M)$						IX1	63	ff	6
COM ,X		() 🕶 ()	-					IX	73	l	5
CPX #opr								IMM	A3	ii	2
CPX opr								DIR	В3	dd	3
CPX opr	Compare Index Register with Memory Byte	(X) - (M)		_	ı 1	*	\$	EXT	C3	hh II	4
CPX opr,X	Compare mack register war wemery byte	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			\] ~	T	IX2	D3	ee ff	5
CPX opr,X								IX1	E3	ff	4
CPX ,X								IX	F3		3
DEC opr		$M \leftarrow (M) - 1$						DIR	ЗА	dd	5
DECA		$A \leftarrow (A) - 1$						INH	4A		3
DECX	Decrement Byte	$X \leftarrow (X) - 1$	-		\$>	\$	√	INH	5A		3
DEC opr,X		$M \leftarrow (M) - 1$						IX1	6A	ff	6
DEC ,X		$M \leftarrow (M) - 1$						IX	7A		5
EOR #opr								IMM	A8	ii	2
EOR opr								DIR	В8	dd	3
EOR opr								EXT	C8	hh II	4
EOR <i>opr</i> ,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$		-	Î>	\$	-	IX2	D8	ee ff	5
EOR opr,X								IX1	E8	ff	4
EOR ,X								IX	F8		3
INC opr		M ← (M) + 1	+			\vdash		DIR	3C	dd	5
INCA		$A \leftarrow (A) + 1$						INH	4C		3
INCX	Increment Byte	$X \leftarrow (X) + 1$ $X \leftarrow (X) + 1$	_	_	↑ 、	(INH	5C		3
INC opr,X	more more byte	$M \leftarrow (M) + 1$			*′] *′]	IX1	6C	ff	6
								1		"	
INC ,X		$M \leftarrow (M) + 1$						IX	7C	1	5

CPU Instruction Set

Table 9. Instruction Set Summary (Continued)

Source	Operation Desc	Description		Eff	ec		n	ress	ode	rand	Sel
Form	Operation	Description	Н	ı	N	z	С	Address Mode	Opcode	Operand	Cycles
JMP opr								DIR	ВС	dd	2
JMP opr								EXT	CC	hh II	1
JMP opr,X	Unconditional Jump	$PC \leftarrow Jump Address$	-	-	_	-	-	IX2	DC	ee ff	4
JMP opr,X								IX1	EC	ff	3
JMP ,X								IX	FC		2
JSR opr		$PC \leftarrow (PC) + n (n = 1, 2, or 3)$						DIR	BD	dd	5
JSR opr		Push (PCL); $SP \leftarrow (SP) - 1$						EXT	CD	hh II	6
JSR opr,X	Jump to Subroutine	Push (PCH); $SP \leftarrow (SP) - 1$	-		-	-	-	IX2	DD	ee ff	7
JSR opr,X		$PC \leftarrow Effective Address$						IX1	ED	ff	6
JSR ,X		FC ← Ellective Address						IX	FD		5
LDA #opr								IMM	A6	ii	2
LDA opr								DIR	B6	dd	3
LDA opr	Land Annual data with Manager Data	4 (44)						EXT	C6	hh II	4
LDA opr,X	Load Accumulator with Memory Byte	A ← (M)		-	\$>	\$	-	IX2	D6	ee ff	5
LDA opr,X								IX1	E6	ff	4
LDA ,X								IX	F6		3
LDX #opr								IMM	AE	ii	2
LDX opr								DIR	BE	dd	3
LDX opr					١.			EXT	CE	hh II	4
LDX opr,X	Load Index Register with Memory Byte	X ← (M)	-	-	\$	(‡)	┥—	IX2	DE	ee ff	
LDX opr,X								IX1	EE	ff	4
LDX ,X								IX	FE	"	3
LSL opr								DIR	38	dd	5
LSLA		◄						INH	48		3
LSLX	Logical Shift Left (Same as ASL)	C	_	<u> </u>	\$	1	‡	INH	58		3
LSL opr,X	20g.ca.: 0 2011 (0a ao 7102)	b7 b0			*] '	'	IX1	68	ff	6
LSL ,X								IX	78	"	5
LSR opr								DIR	34	dd	5
LSRA								INH	44	""	3
LSRX	Logical Shift Right	0 → C		_	0	‡	‡	INH	54		3
LSR opr,X	Logical Office (Agric	b7 b0			ľ	*	*	IX1	64	ff	6
LSR ,X								IX	74	"	5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	 			0	INH	42	 	11
NEG opr	Chaighed Manpy	$M \leftarrow -(M) = \$00 - (M)$	╁				۲	DIR	30	dd	5
NEGA		$A \leftarrow -(A) = \$00 - (A)$						INH	40	aa	3
NEGX	Negate Byte (Two's Complement)	$X \leftarrow -(X) = \$00 - (X)$ $X \leftarrow -(X) = \$00 - (X)$	_	_	\$	1	‡	INH	50		3
NEG opr,X	140gate Byte (1wo 3 complement)	$M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$		_	*) *	*	IX1	60	ff	
NEG <i>opi</i> ,X		$M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$						IX	70	"	6 5
NOP	No Operation	$ v \leftarrow -(v) = \varphi \cup U - (v)$	+	 	 	 	1	INH	9D	\vdash	2
ORA #opr	140 Operation		+	F	F	F	\vdash	IMM	+	 	+
									AA	ii	2
ORA opr								DIR	BA	dd	3
ORA opr	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	-	_	\$ >	1	-	EXT	CA	hh II	4
ORA opr,X								IX2	DA	ee ff	Ι.
ORA opr,X								IX1	EA	ff	4
ORA ,X			1	1	1	1	1	IX	FA	1	3

Table 9. Instruction Set Summary (Continued)

Source	Operation	Description	I			Ct on CR spoud				Operand	sel
Form	Operation	Description		I	N	z	С	Addı	Opcode	Oper	Cycles
ROL opr								DIR	39	dd	5
ROLA								INH	49		3
ROLX	Rotate Byte Left through Carry Bit		-	-	‡×	\$	\$	INH	59		3
ROL opr,X		b7 b0						IX1	69	ff	6
ROL ,X								IX	79		5
ROR opr								DIR	36	dd	5
RORA					١.	١.	١.	INH	46		3
RORX	Rotate Byte Right through Carry Bit	b7 b0	-	-	‡×	\$	‡	INH	56		3
ROR opr,X		D7 80						IX1	66	ff	6
ROR ,X								IX	76		5
RSP	Reset Stack Pointer	SP ← \$00FF		上	_	_	<u> </u>	INH	9C		2
		SP ← (SP) + 1; Pull (CCR)									
		SP ← (SP) + 1; Pull (A)	١.	١.	١.	١.	١.				
RTI	Return from Interrupt	$SP \leftarrow (SP) + 1$; Pull (X)	1,	\$	\$	\$	\$	INH	80		9
		SP ← (SP) + 1; Pull (PCH)									
		SP ← (SP) + 1; Pull (PCL)									_
RTS	Return from Subroutine	SP ← (SP) + 1; Pull (PCH)	_	_	_		. _	INH	81		6
222 "		$SP \leftarrow (SP) + 1$; Pull (PCL)									Ļ
SBC #opr								IMM	A2	ii	2
SBC opr	Out to a t Manage But a set to a set of the set							DIR	B2	dd	3
SBC opr	Subtract Memory Byte and Carry Bit from	$A \leftarrow (A) - (M) - (C)$	_		*	‡	‡	EXT	C2	hh II	
SBC opr,X	Accumulator							IX2	D2	ee ff	
SBC <i>opr</i> ,X SBC ,X								IX1 IX	E2 F2	ff	4
SEC ,X	Set Carry Bit	C ← 1					1	INH	99		2
SEI	Set Unterrupt Mask	l ← 1		1	F		<u> </u>	INH	99 9B		2
STA opr	Set interrupt wask	1 ← 1	+	<u> </u>	F	F	1=	DIR	B7	dd	4
STA opr								EXT	C7	hh II	
STA opr,X	Store Accumulator in Memory	M ← (A)				1		IX2	D7	ee ff	
STA opr,X	Store Accumulator in Memory	$W \leftarrow (A)$			*^	*		IX1	E7	ff	5
STA ,X								IX	F7	"	4
STOP	Stop Oscillator and Enable IRQ Pin			0	_			INH	8E		2
STX opr	Cop Committee and Emable internal			Ť				DIR	BF	dd	4
STX opr								EXT	CF	hh II	1
STX opr,X	Store Index Register In Memory	$M \leftarrow (X)$	_	_	 ↑ _×	‡	_	IX2	DF	ee ff	
STX opr,X	Store index register in memory	(73)			**] `		IX1	EF.	ff	5
STX ,X								IX	FF	"	4
SUB #opr	1		+					IMM	AO	ii	2
SUB opr								DIR	BO	dd	3
SUB opr								EXT	CO	hh II	1
SUB opr,X	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$	-	-	\$	1	1	IX2	DO	ee ff	1
SUB opr,X								IX1	E0	ff	4
SUB ,X								IX	F0	"	3

CPU Instruction Set

Table 9. Instruction Set Summary (Continued)

Source	Operation	Description		Effect on CCR			n	ess de	ode	and	les
Form		Description	Н	ı	N	z	С	Address Mode	Opcode	Operand	Cycles
SWI	Software Interrupt	$PC \leftarrow (PC) + 1; Push (PCL)$ $SP \leftarrow (SP) - 1; Push (PCH)$ $SP \leftarrow (SP) - 1; Push (X)$ $SP \leftarrow (SP) - 1; Push (A)$ $SP \leftarrow (SP) - 1; Push (CCR)$ $SP \leftarrow (SP) - 1; I \leftarrow 1$ $PCH \leftarrow Interrupt Vector High Byte$ $PCL \leftarrow Interrupt Vector Low Byte$		1			_	INH	83		10
TAX	Transfer Accumulator to Index Register	X ← (A)	_	_	_	_		INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) – \$00		_	‡	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	_	_	_	_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		_	0>	√	_	<u> </u>	INH	8F		2

			1 1 1 1 1 1
Α	Accumulator	opr	Operand (one or two bytes)
С	Carry/borrow flag	PC	Program counter
CCR	Condition code register	PCH	Program counter high byte
dd	Direct address of operand	PCL	Program counter low byte
dd rr	Direct address of operand and relative offset of branch instru	uction REL	Relative addressing mode
DIR	Direct addressing mode	rel	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-bit offset address	sing rr	Relative program counter offset byte
EXT	Extended addressing mode	SP	Stack pointer
ff	Offset byte in indexed, 8-bit offset addressing	X	Index register
Н	Half-carry flag	Z	Zero flag
hh II	High and low bytes of operand address in extended address	ing #	Immediate value
1	Interrupt mask	^	Logical AND
ii	Immediate operand byte	V	Logical OR
IMM	Immediate addressing mode	\oplus	Logical EXCLUSIVE OR
INH	Inherent addressing mode	()	Contents of
IX	Indexed, no offset addressing mode	-()	Negation (two's complement)
IX1	Indexed, 8-bit offset addressing mode	\leftarrow	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	:	Concatenated with
N	Negative flag	‡	Set or cleared
n	Any bit	_	Not affected

Opcode Map The opcode map is provided in Table 10.

Table 10. Opcode Map

CPU

	Bit Manipulation	_	Branch		Read	ead-Modify-Write	/rite		Control	trol			Register/Memory	Memory			
DIR	~	DIR	REL	DIR	ĭ	ĭ	XI	×	H	ĭ	MM	DIR	EXT	IX2	1X	×	
0		-	7	က	4	2	9	7	œ	6	∢	Ф	ပ	۵	ш	ъ	MSB LSB
BRS	BRSETO 3 DIR 2	BSET0 2 DIR 2	BRA PREL 2	NEG 5 2 DIR 1	3 NEGA INH	NEGX 1 INH 2	NEG 6 IX1 1	S NEG	8 RTI 1	.,	SUB 2	SUB DIR	SUB EXT	SUB 1X2 2	SUB 1X1	SUB IX	0
BRC	BRCLR0 3 DIR 2	BCLR0 2 DIR 2	BRN PEL						RTS 1		CMP 2 IMM 2	3 CMP DIR	CMP EXT	5 CMP 3 IX2 2	CMP 1X1	CMP 3	-
BRS	BRSET1 E	BSET1	BHI 3	· ·	MUL 1						SBC 2	SBC DIR	SBC EXT	3 SBC 5	SBC 4	SBC 1X	7
BRC	BRCLR1 3 DIR 2	BCLR1	BLS 3	COM 5	COMA 1 INH	COMX SINH 2	COM 6 IX1 1	COM 1X	SWI 1 INH	.,	CPX 2 IMM 2	CPX DIR		3 CPX 5	CPX 4	CPX 1	က
BR8	BRSET2 B	BSET2 2 DIR 2	BCC 3	LSR 2 DIR1	LSRA 1 INH	LSRX 1 INH2	LSR 6	LSR IX			AND 2 IMM 2	3 AND DIR		3 AND 5	AND 2	3 AND IX	4
BRC 3	SLR2 DIR	BRCLR2 BCLR2 BCS/BLO DIR 2 DIR 2 REL	BCS/BLO REL							.,	BIT 2	BIT DIR	BIT 4	8IT 5	BIT 4	BIT 3	5
BR8	BRSET3 E	BSET3 2 DIR 2	BNE 3	ROR 2	RORA INH	RORX 1	ROR 6	ROR 1X		.,	LDA 2	3 LDA DIR	LDA 4	5 LDA 3 IX2 2	LDA 4	LDA IX	9
BR(BRCLR3 E	BCLR3	BEQ 3	ASR 2 DIR 1	ASRA INH	ASRX 1	ASR 6	ASR IX		TAX 1		STA DIR	l	STA 6	STA 5	STA 1X	7
BR:	BRSET4 E	BSET4 E	BHCC REL	BHCC ASILLSL ASIALS REL DIR 1 IN	⊒∔	ASLX/LSLX 11 INH2	ASL/LSL 2 IX1	ASL/LSL IX	`	CLC 2	EOR 2 IMM 2	3 EOR DIR		EOR 5	EOR 1X1	EOR IX	8
BR(BRCLR4 3 DIR 2	BCLR4 2 DIR 2	BHCS BHCS	ROL 2 DIR	ROLA INF	ROLX 1 INH	8OL 8	ROL IX	•	SEC 2	$\begin{array}{cc} 2 & 2 \\ ADC & 2 \\ 2 & IMM \end{array}$	3 ADC DIR	ADC 4	3 ADC 5	ADC 4	ADC IX	6
BRS	BRSET5 3 DIR 2	BSET5 2 DIR 2	BPL 3	DEC 5	3 DECA INH	DECX 1 INH 2	DEC 6	DEC 5	•	CLI 2		ORA 2 DIR 3	ORA 3 EXT 3	ORA 3 IX2 2	ORA IX1	ORA IX	4
BR(BRCLR5 3 DIR 2	BCLR5 2 DIR 2	BMI PEL						,	SEI 2	ADD 2 IMM 2	ADD 2	ADD 4	ADD 5 3 IX2 2	ADD 4	ADD IX	В
BR:	5 BRSET6 3 DIR 2	BSET6 2 DIR 2	BMC BMC 2	INC 5 2 DIR 1	3 INCA INH	1 INCX 3 NH 2	INC 6	INC 5	,	RSP 1		JMP 2 DIR	3 MP 3	3 JMP 2 2	JMP 1X1	JMP IX	ပ
3 BR(BRCLR6 E	BCLR6 2 DIR 2	BMS 2	TST 2 DIR 1	TSTA INH		TST 2	TST X	,	NOP 2	6 BSR REL	JSR 2 DIR 3	JSR 6 3 EXT 3	JSR 7	JSR IX1	JSR X	D
3 BR	BRSET7 E 3 DIR 2	BSET7 2 DIR 2	BIL 3						STOP 1 INH		LDX 2 IMM 2	ا م	LDX 4	2 LDX 5 X2 2	LDX 4	LDX 3	ш
BR(BRCLR7 3 DIR 2	BCLR7 2 DIR 2	BIH 3	CLR 2 DIR 1	3 CLRA INH	CLRX 1 INH2	CLR 6	CLR IX	WAIT 1	TXA 2		STX 2 DIR 3	STX 5	STX 6	STX 5	STX 4	ш
₹	INH = Inherent IMM = Immedia	INH = Inherent IMM = Immediate	REL = IX = Inc	REL = Relative IX = Indexed, No Offset	Offset					V	MSB	0		MSB of Opcode in Hexadecimal	lexadecin	ıal	
≅ ×	DIR = Direct EXT = Extended	ct ended	X X = X = I	IX1 = Indexed, 8-Bit Offset IX2 = Indexed, 16-Bit Offse	Bit Offset -Bit Offset		ដ	SB of Opc	LSB of Opcode in Hexadecimal	adecimal	0	BRSET0 3 DIR		Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode	essing Mode	ø.	
										1							

Resets and Interrupts

Contents

Resets)
Power-On Reset)
External Reset5	1
COP Watchdog Reset	2
Low-Voltage Protection	2
Interrupts	3
Software Interrupt	3
External Interrupt53	3
Timer Interrupts58	5
Input Capture Interrupt	5
Output Compare Interrupt58	5
Timer Overflow Interrupt56	3
Interrupt Processing56	3

Resets and Interrupts

Resets

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address. The following sources can generate resets:

- Power-on reset (POR) circuit
- RESET pin
- COP watchdog





Figure 17. Reset Sources

Power-On Reset A positive transition on the V_{DD} pin generates a power-on reset.

NOTE: The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064 t_{CYC} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the \overline{RESET} pin is at logic 0 at the end of 4064 t_{CYC} , the MCU remains in the reset condition until the signal on the \overline{RESET} pin goes to logic 1.




NOTES:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 18. Power-On Reset Timing

External Reset

A logic 0 applied to the $\overline{\text{RESET}}$ pin for one and one-half t_{CYC} generates an external reset. A Schmitt trigger senses the logic level at the $\overline{\text{RESET}}$ pin.



NOTES:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 19. External Reset Timing

Table 11. External Reset Timing

Characteristic	Symbol	Min	Max	Unit
RESET Pulse Width	t _{RL}	1.5		t _{CYC}

Resets and Interrupts

COP Watchdog Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$1FF0.

Low-Voltage Protection

A drop in power supply voltage below the minimum operating V_{DD} voltage is called a brownout condition. A brownout while the MCU is in a non-reset state can corrupt MCU operation and necessitate a power-on reset to resume operation.

The best protection against brownout is an undervoltage sensing circuit that pulls the RESET pin low when it detects a low-power supply voltage. The undervoltage sensing circuit may be made of discrete components or an integrated circuit can be used.

For information about brownout and the COP watchdog, see the **Computer Operating Properly Watchdog** section.

Resets and Interrupts
Interrupts

Interrupts

The following sources can generate interrupts:

- SWI instruction
- IRQ pin
- Capture/compare timer

An interrupt temporarily stops normal program execution to process a particular event. An interrupt does not stop the operation of the instruction being executed, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the CPU registers on the stack and loads the program counter with a user-defined interrupt vector address.

Software Interrupt

The software interrupt (SWI) instruction causes a non-maskable interrupt.

External Interrupt

An interrupt signal on the IRQ pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register. If the I bit is clear, the CPU then begins the interrupt sequence.

The CPU clears the IRQ latch during interrupt processing, so that another interrupt signal on the \overline{IRQ} pin can latch another interrupt request during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. Figure 20 shows the \overline{IRQ} pin interrupt logic.

Resets and Interrupts




Figure 20. External Interrupt Logic

Setting the I bit in the condition code register disables external interrupts.

Interrupt triggering sensitivity of the \overline{IRQ} pin is a mask option. The \overline{IRQ} pin can be negative-edge triggered or negative-edge- and low-level triggered. The level-sensitive triggering option allows multiple external interrupt sources to be wire-ORed to the \overline{IRQ} pin. An external interrupt request, shown in **Figure 21**, is latched as long as any source is holding the \overline{IRQ} pin low.




Figure 21. External Interrupt Timing

Resets and Interrupts
Interrupts

Table 12. External Interrupt Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾	_	t _{CYC}

^{1.} V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H

Table 13. External Interrupt Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	250	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾	_	t _{CYC}

^{1.} V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H

Timer Interrupts

The capture/compare timer can generate the following interrupts:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

Setting the I bit in the condition code register disables timer interrupts.

Input Capture Interrupt

An input capture interrupt request occurs if the input capture flag, ICF, becomes set while the input capture interrupt enable bit, ICIE, is also set. ICF is in the timer status register, and ICIE is in the timer control register.

Output Compare Interrupt

An output compare interrupt request occurs if the output compare flag, OCF, becomes set while the output compare interrupt enable bit, OCIE, is also set. OCF is in the timer status register, and OCIE is in the timer control register.

^{2.} The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm CYC}$.

^{2.} The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm CYC}$.

Resets and Interrupts

Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF is in the timer status register, and TOIE is in the timer control register.

Interrupt Processing

The CPU takes the following actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in Figure 22
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$1FFC and \$1FFD (software interrupt vector)
 - \$1FFA and \$1FFB (external interrupt vector)
 - \$1FF8 and \$1FF9 (timer interrupt vector)

The return from interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 22**.

Resets and Interrupts
Interrupts




Figure 22. Interrupt Stacking Order

Table 14. Reset/Interrupt Vector Addresses

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address
Reset	Power-On RESET Pin COP Watchdog ⁽¹⁾	None	None None None	1 1 1	\$1FFE-\$1FFF
Software Interrupt (SWI)	User Code	None	None	Same Priority as Instruction	\$1FFC-\$1FFD
External Interrupt	IRQ Pin	None	I Bit	2	\$1FFA-\$1FFB
Timer Interrupts	ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	l Bit	3	\$1FF8–\$1FF9

^{1.} The COP watchdog is a mask option.

58

Resets and Interrupts




Figure 23. Interrupt Flowchart

Low-Power Modes

Contents

op Mode	59
alt Mode	31
ait Mode	33

Stop Mode

The STOP instruction puts the MCU in its lowest power-consumption mode and has the following effects on the MCU:

- Stops the internal oscillator, the CPU clock, and the internal clock, turning off the capture/compare timer, the COP watchdog, the SIOP, and the ADC
- Clears the I bit in the condition code register, enabling external interrupts
- Clears the ICIE, OCIE, and TOIE bits in the timer control register, disabling further timer interrupts

The STOP instruction does not affect any other registers or any I/O lines.

The following events bring the MCU out of stop mode:

 An external interrupt signal on the IRQ pin or a high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$1FFA and \$1FFB. The timer resumes counting from the last value before the STOP instruction.

 External reset — A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. The timer begins counting from \$FFFC.

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

An active edge on the PD7/TCAP pin during stop mode sets the ICF flag when an external interrupt brings the MCU out of stop mode. An external interrupt also latches the value in the timer registers into the input capture registers.

If a reset brings the MCU out of stop mode, then an active edge on the PD7/TCAP pin during stop mode has no effect on the ICF flag or the input capture registers.

See Figure 24 for stop recovery timing information.




Figure 24. Stop Recovery Timing

Halt Mode

NOTE:

Halt mode is **NOT** designed for intentional use. Halt mode is only provided to keep the COP watchdog timer active in the event a STOP instruction is executed inadvertently. This mode of operation is usually achieved by invoking wait mode.

Execution of the STOP instruction when STOP is disabled mask option is selected placing the MCU in this low-power mode. Halt mode consumes the same amount of power as wait mode (both halt and wait modes consume more power than stop mode).

In halt mode, the internal clock is halted, suspending all processor and internal bus activity. Internal timer clocks remain active, permitting interrupts to be generated from the 16-bit timer or a reset to be generated from the COP watchdog timer. Execution of the STOP instruction automatically clears the I bit in the condition code register, enabling the $\overline{\mbox{IRQ}}$ external interrupt. All other registers, memory, and input/output lines remain in their previous states.

If the 16-bit timer interrupt is enabled, it will cause the processor to exit the halt mode and resume normal operation. The halt mode also can be exited when an \overline{IRQ} external interrupt or external \overline{RESET} occurs. When exiting the halt mode, the internal clock will resume after a delay of one to 4064 internal clock cycles. This varied delay time is the result of the halt mode exit circuitry testing the oscillator stabilization delay timer (a feature of the stop mode), which has been free-running (a feature of the wait mode).

Figure 25 shows the sequence of events caused by the STOP/HALT instruction.

62




Figure 25. STOP/HALT Flowcharts

Wait Mode

The WAIT instruction puts the MCU in an intermediate power-consumption mode and has the following effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts
- Stops the CPU clock, but allows the internal clock to drive the capture/compare timer, the COP watchdog, and the ADC

The WAIT instruction does not affect any other registers or any I/O lines.

The following conditions restart the CPU clock and bring the MCU out of wait mode:

- External interrupt A high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$1FFA and \$1FFB.
- Timer interrupt Input capture, output compare, and timer overflow interrupt requests load the program counter with the contents of locations \$1FF8 and \$1FF9.
- COP watchdog reset A timeout of the COP watchdog resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. Software can enable timer interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- External reset A logic 0 on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF.

Figure 26 shows the sequence of events caused by the WAIT instruction.

Figure 27 shows the effect of the STOP and WAIT instructions on the CPU clock and the timer clock.

64




Figure 26. WAIT Instruction Flowchart




Figure 27. STOP/WAIT Clock Logic

Parallel I/O Ports

Contents

Introduction
Port A
Port A Data Register (PORTA)67
Data Direction Register A (DDRA)
Port A I/O Pin Interrupts/Pullups70
Port B70
Port B Data Register (PORTB)70
Data Direction Register B (DDRB)71
Port C
Port C Data Register (PORTC)73
Data Direction Register C (DDRC)
PC0-PC1 High Current Sink/Source Capability
Port D
Port D Data Register (PORTD)76
Data Direction Register D (DDRD)

66

Introduction

Twenty bidirectional pins and one input-only pin form four parallel input/output (I/O) ports. All the bidirectional port pins are programmable as inputs or outputs.

NOTE:

Connect any unused I/O pins to an appropriate logic level, either V_{DD} or V_{SS} . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.




Figure 28. Parallel I/O Port Register Summary

Parallel I/O Ports
Port A




Figure 28. Parallel I/O Port Register Summary (Continued)

Port A

Port A is an 8-bit general-purpose I/O port.

Port A Data Register (PORTA)

The port A data register contains a latch for each of the eight port A pins.



Figure 29. Port A Data Register (PORTA)

PA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

68

Parallel I/O Ports

Data Direction Register A (DDRA)

Data direction register A determines whether each port A pin is an input or an output.

\$0004	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDD 4.7	DDDAG	DDDAG	DDDA4	DDDAG	DDDAG	DDDA4	DDDAG
Write:	DDRA7	DURAG	DDRAS	DDRA4	DDRA3	DDRAZ	DDRAT	DDRA0
Reset:	0	0	0	0	0	0	0	0

Figure 30. Data Direction Register A (DDRA)

DDRA[7:0] — Data Direction Register A Bits

These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all eight port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

NOTE:

Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

Figure 31 shows the I/O logic of port A.

Writing a logic 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer.

When bit DDRAx is a logic 1, reading address \$0000 reads the PAx data latch. When bit DDRAx is a logic 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 16** summarizes the operation of the port A pins.

Table 15. Port A Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses	s to Data Bit
Data Direction Bit	I/O FIII WIOGE	Read	Write
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾
1	Output	Latch	Latch

- 1. Hi-Z = high impedance
- 2. Writing affects data register, but does not affect input.




Figure 31. Port A I/O Logic

Parallel I/O Ports

Port A I/O Pin Interrupts/Pullups If the port A interrupt/pullup enabled mask option is selected the PA0-PA7 pins will function as external interrupt pins when configured as inputs. (See External Interrupt on page 53.)

Port B

Port B is a 3-bit I/O port that shares its pins with the serial I/O port (SIOP).

NOTE: Do not use port B for general-purpose I/O while the SIOP is enabled.

Port B Data Register (PORTB) The port B data register contains a latch for each of the three port B pins.




Figure 32. Port B Data Register (PORTB)

PB[7:5] — Port B Data Bits

These read/write bits are software programmable bits. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

NOTE:

Writing to data direction register B does not affect the data direction of port B pins that are being used by the SIOP. However, data direction register B always determines whether reading port B returns the states of the latches or the states of the pins.

Parallel I/O Ports
Port B

SCK — Serial Clock

When the SIOP is enabled, SCK is the SIOP clock output (in master mode) or the SIOP clock input (in slave mode).

SDI — Serial Data Input

When the SIOP is enabled, SDI is the SIOP data input.

SDO — Serial Data Output

When the SIOP is enabled, SDO is the SIOP data output.

Data Direction Register B (DDRB)

Data direction register B determines whether each port B pin is an input or an output.

NOTE:

Enabling and then disabling the SIOP configures data direction register B for SIOP operation and can also change the port B data register. After disabling the SIOP, initialize data direction register B and the port B data register as your application requires.




Figure 33. Data Direction Register B (DDRB)

DDRB[7:5] — Data Direction Register B Bits

= Unimplemented

These read/write bits control port B data direction. Reset clears DDRB[7:5], configuring all three port B pins as inputs.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

NOTE: Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.

Figure 34 shows the I/O logic of port B.




Figure 34. Port B I/O Logic

Writing a logic 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer.

When bit DDRBx is a logic 1, reading address \$0001 reads the PBx data latch. When bit DDRBx is a logic 0, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 16** summarizes the operation of the port B pins.

Table 16. Port B Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses	s to Data Bit
Data Direction Bit	I/O FIII WIOGE	Read	Write
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾
1	Output	Latch	Latch

- 1. Hi-Z = high impedance
- 2. Writing affects data register, but does not affect input.

Port C

Port C is an 8-bit I/O port that shares five of its pins with the A/D converter (ADC). The five shared pins are available for general-purpose I/O functions when the ADC is disabled.

Port C Data Register (PORTC)

The port C data register contains a latch for each of the eight port C pins.




Figure 35. Port C Data Register (PORTC)

PC[7:0] — Port C Data Bits

These read/write bits are software programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data.

V_{RH} — Voltage Reference High Bit

When the ADC is turned on, the $PC7/V_{RH}$ pin is configured as an input and is the positive ADC reference voltage.

AN[3:0] — Analog Input Bits

When the ADC is turned on, the AN0–AN3 pin that is selected as the analog input is configured as an input. Unused analog inputs can be used as digital inputs, but pins PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0 cannot be used as digital outputs while the ADC is on. Only pins PC0, PC1, and PC2 can be used as digital outputs when the ADC is on.

Parallel I/O Ports

The port C data register reads normally while the ADC is on, except that the bit corresponding to the currently selected ADC input pin reads as logic 0.

Writing to bits PC7–PC3 while the ADC is on can produce unpredictable ADC results.

Data Direction Register C (DDRC)

Data direction register C determines whether each port C pin is an input or an output.




Figure 36. Data Direction Register C (DDRC)

DDRC[7:0] — Data Direction Register C Bits

These read/write bits control port C data direction. Reset clears DDRC[7:0], configuring all port C pins as inputs.

- 1 = Corresponding port C pin configured as output
- 0 = Corresponding port C pin configured as input

NOTE:

Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1.

Writing to bits DDRC7–DDRC3 while the ADC is on can produce unpredictable ADC results.

Figure 37 shows the I/O logic of port C.




Figure 37. Port C I/O Logic

Writing a logic 1 to a DDRC bit enables the output buffer for the corresponding port C pin; a logic 0 disables the output buffer.

When bit DDRCx is a logic 1, reading address \$0002 reads the PCx data latch. When bit DDRCx is a logic 0, reading address \$0002 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 16** summarizes the operation of the port C pins.

Table 17. Port C Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit				
Data Direction Bit	I/O FIII WIOGE	Read	Write			
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾			
1	Output	Latch	Latch			

^{1.} Hi-Z = high impedance

PC0-PC1 High Current Sink/Source Capability The outputs for the lower two bits of port C (PC0–PC1) can source/sink relatively high current. (See **5.0 V DC Electrical Characteristics** on page 130 and **3.3 V DC Electrical Characteristics** on page 132 for details.)

15-mc68hc05p9a

^{2.} Writing affects data register, but does not affect input.

76

Port D

Port D is a 2-bit port with one I/O pin and one input-only pin. Port D shares the input-only pin, PD7/TCAP, with the capture/compare timer. PD7/TCAP is the timer input capture pin. The PD7/TCAP pin can always be a general-purpose input, even if input capture interrupts are enabled.

Port D Data Register (PORTD)

The port D data register contains a latch for each of the two port D pins.




Figure 38. Port D Data Register (PORTD)

PD7 and PD5 — Port D Data Bits

These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register D. Reset has no effect on port D data.

TCAP — Timer Capture

TCAP is the input capture pin for the timer.

Parallel I/O Ports
Port D

Data Direction Register D (DDRD)

Data direction register D determines whether each port D pin is an input or an output.




Figure 39. Data Direction Register D (DDRD)

DDRD5 — Data Direction Register D Bit

This read/write bit controls the data direction of pin PD5. Reset clears DDRD5, configuring PD5 as an input.

- 1 = PD5 configured as output
- 0 = PD5 configured as input

NOTE: Avoid

Avoid glitches on port D pins by writing to the port D data register before changing data direction register D bits from 0 to 1.

Figure 40 shows the I/O logic of port D.




Figure 40. Port D I/O Logic

Writing a logic 1 to a DDRD bit enables the output buffer for the corresponding port D pin; a logic 0 disables the output buffer.

Parallel I/O Ports

When bit DDRDx is a logic 1, reading address \$0003 reads the PDx data latch. When bit DDRDx is a logic 0, reading address \$0003 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 16** summarizes the operation of the port D pins.

Table 18. Port D Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data B			
Data Direction Bit	I/O FIII WIOGE	Read	Write		
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾		
1	Output	Latch	Latch		

^{1.} Hi-Z = high impedance

^{2.} Writing affects data register, but does not affect input.

Freescale Semiconductor, Inc.

Computer Operating Properly Watchdog COP

Contents

Features
Introduction
Operation80
COP Watchdog Timeout80
COP Watchdog Timeout Period
Clearing the COP Watchdog81
Interrupts
COP Register
Low-Power Modes82
Stop Mode
Halt Mode
Wait Mode83

Features

- Protection from runaway software
- 131,072/f_{op} timeout period
- Wait mode operation
- Halt mode operation

Introduction

The purpose of the computer operating properly (COP) watchdog is to reset the MCU in case of software failure. Software that is operating properly periodically services the COP watchdog and prevents the reset from occurring. The COP watchdog function is selectable with a mask option.

Operation

COP Watchdog Timeout

The COP watchdog is a 16-bit counter that generates a reset if allowed to time out. Periodically clearing the counter starts a new timeout period and prevents the COP from resetting the MCU. A COP watchdog timeout indicates that the software is not executing instructions in the correct sequence.

NOTE:

The internal clock drives the COP watchdog. Therefore, the COP watchdog cannot generate a reset for errors that cause the internal clock to stop.

The COP watchdog also depends on a power supply voltage at or above a minimum specification and is not guaranteed to protect against brownout. For information about brownout protection, see the **Resets** and **Interrupts** section.

COP Watchdog Timeout Period

Use the following formula to calculate the COP timeout period:

COP Timeout Period =
$$\frac{131,072 \text{ cycles}}{f_{BUS}}$$

where

$$f_{BUS} = \frac{crystal\ frequency}{2}$$

COP Interrupts

Clearing the COP Watchdog

To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$1FF0.

If the main program executes within the COP timeout period, the clearing routine needs to be executed only once. If the main program takes longer than the COP timeout period, the clearing routine must be executed more than once.

NOTE:

Place the clearing routine in the main program and not in an interrupt routine. Clearing the COP watchdog in an interrupt routine might prevent COP watchdog timeouts even though the main program is not operating properly.

Interrupts

The COP watchdog does not generate interrupts.

COP Register

The COP register is a write-only register that returns the contents of EPROM location \$1FF0 when read.




Figure 41. COP Register (COPR)

COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic 0 to COPC prevents the COP watchdog from resetting the MCU. Reset clears the COPC bit.

Low-Power Modes

The STOP, HALT, and WAIT instructions put the MCU in low-power consumption standby modes.

Stop Mode

The STOP instruction clears the COP watchdog counter. Upon exit from stop mode by external reset:

- The COP counter begins counting from \$0000.
- The COP counter is cleared again after the 4064-cycle oscillator stabilization delay.

Upon exit from stop mode by external interrupt:

- The COP counter begins counting from \$0000.
- The COP counter is not cleared again after the oscillator stabilization delay and has a count of 4064 when the program resumes.

Halt Mode

NOTE:

Halt mode is **NOT** designed for intentional use. Halt mode is only provided to keep the COP watchdog timer active in the event a STOP instruction is executed inadvertently. This mode of operation is usually achieved by invoking wait mode.

Execution of the STOP instruction when STOP is disabled mask option is selected placing the MCU in this low-power mode. Halt mode consumes the same amount of power as wait mode (both halt and wait modes consume more power than stop mode).

Upon exit from halt mode by COP reset or external reset:

- The COP counter begins counting from \$0000
- the COP counter resumes counting after a delay of one to 4064 cycles

Freescale Semiconductor, Inc.

COP Low-Power Modes

Wait Mode

The COP watchdog continues to operate normally after a WAIT instruction. Software should periodically take the MCU out of wait mode and write to the COPC bit to prevent a COP watchdog timeout.

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

Timer

Contents

Features
Introduction
Operation
Pin Functions
PD7/TCAP89
TCMP
Input Capture89
Output Compare
Timing
Interrupts
I/O Registers
Timer Control Register
Timer Status Register96
Timer Registers98
Alternate Timer Registers99
Input Capture Registers100
Output Compare Registers101
Low-Power Modes
Stop Mode
Wait Mode

Timer

Features

- Programmable Polarity of Input Capture Edge
- Programmable Polarity of Output Compare Signal
- Alternate Counter Registers
- 16-Bit Counter
- Interrupt-Driven Operation with Three Maskable Interrupt Flags:
 - Input Capture
 - Output Compare
 - Timer Overflow

Introduction

The timer provides a timing reference for MCU operations. The input capture and output compare functions provide a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. **Figure 42** shows the structure of the timer module.

Timer Introduction




Figure 42. Timer Block Diagram

Freescale Semiconductor, Inc.

Addr.	Name	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0012	Timer Control Register (TCR)	Read: Write:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
			0	0	0	0	0	0	U	0
\$0013	Timer Status Register (TSR)	Read:	ICF	OCF	TOF	0	0	0	0	0
	J (/	Write: Reset:	U	U	U	0	0	0	0	0
\$0014	Input Capture Register High (ICRH)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
ΨΟΟΤΙ	input ouptain register riigii (rotti)	Write: Reset:				Unaffecte	d by reset			
4004 F	land Oaster Dariton Law (IODI)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0015	Input Capture Register Low (ICRL)	Write: Reset:				Unaffecte	d by reset			
\$0016	Output Compare Register High (OCRH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
		Reset:				Unaffecte	d by reset			
\$0017	Output Compare Register Low (OCRL)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
						Unaffecte	d by reset			
\$0018	Timer Register High (TRH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
		Reset:			Res	et initialize	es TRH to	\$FF		
\$0019	Timer Register Low (TRL)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
400.7	oeg.c.o. 2011 (2)	Write: Reset:			Res	et initialize	es TRL to	\$FC		
¢001 A	Albania da Timas Danista al Iink (ATDII)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$001A	\$001A Alternate Timer Register High (ATRH)				Rese	et initialize	s ATRH to	\$FF		
	\$001B Alternate Timer Register Low (ATRL)		Bit 7	6	5	4	3	2	1	Bit 0
\$001B			DIL /	0						DIL U
		Reset:				Reset init	ializes ATI	RL to \$FC		
] = Unimpl	emented			U = Unaf	fected	

Figure 43. Timer I/O Register Summary

Timer Operation

Operation

The timing reference for the input capture and output compare functions is a 16-bit free-running counter. The counter is preceded by a divide-by-four prescaler and rolls over every 2^{18} cycles. Timer resolution with a 4-MHz crystal is 2 μ s. Software can read the value in the counter at any time without affecting the counter sequence.

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

Pin Functions

The timer uses two pins.

PD7/TCAP

PD7/TCAP is the input capture pin. When an active edge occurs on PD7/TCAP, the timer transfers the current counter value to the input capture registers. PD7/TCAP is also an I/O port pin.

TCMP

TCMP is the output-only output compare pin. When the counter value matches the value written in the output compare registers, the timer transfers the output level bit, OLVL, to the TCMP pin.

Input Capture

The input capture function is a means to record the time at which an external event occurs. When the input capture circuitry detects an active edge on the PD7/TCAP pin, it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is programmable.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the PD7/TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal. **Figure 44** shows the logic of the input capture function.




Figure 44. Input Capture Operation

Output Compare

The output compare function is a means of generating an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the TCMP pin.

Software can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

Figure 45 shows the logic of the output compare function.




Figure 45. Output Compare Operation

Timing

Table 19. Timer Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Timer Resolution ⁽²⁾	t _{RESL}	4.0	_	t _{CYC}
Input Capture Pulse Width	t _H , t∟	125	_	ns
Input Capture Pulse Period	t _{TLTL}	Note (3)	_	t _{cyc}

- 1. $\rm V_{DD}$ = 5.0 Vdc \pm 10%, $\rm T_A$ = $\rm T_L$ to $\rm T_H$ unless otherwise noted.
- 2. A 2-bit prescaler in the timer is the limiting factor as it counts 4 $t_{\mbox{\scriptsize CYC}}$.
- 3. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC} .

Table 20. Timer Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Timer Resolution ⁽²⁾	t _{RESL}	4.0	_	t _{CYC}
Input Capture Pulse Width	t _H , t∟	250	_	ns
Input Capture Pulse Period	t _{TLTL}	Note (3)	_	t _{cyc}

- 1. V_{DD} = 3.3 Vdc \pm 10%, T_{A} = T_{L} to T_{H} unless otherwise noted.
- 2. A 2-bit prescaler in the timer is the limiting factor as it counts 4 $t_{\mbox{\scriptsize CYC}}$.
- 3. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC} .




Figure 46. Input Capture Characteristics






Figure 47. Timer Reset Timing



If the input capture edge occurs in the shaded area between T10 states, then the input capture flag becomes set during the next T11 state.

Figure 48. Input Capture Timing

Timer Timing



NOTES:

- A write to the output compare registers may occur at any time, but a compare only occurs at timer state T01. Therefore, the compare may follow the write by up to four cycles.
- 2. The output compare flag is set at the timer state T11 that follows the comparison latch.

Figure 49. Output Compare Timing




Figure 50. Timer Overflow Timing

Interrupts

The following timer sources can generate interrupts:

- Input capture flag (ICF) The ICF bit is set when an edge of the selected polarity occurs on the input capture pin. The input capture interrupt enable bit, ICIE, enables ICF interrupt requests.
- Output compare flag (OCF) The OCF bit is set when the counter value matches the value written in the output compare registers. The output compare interrupt enable bit, OCIE, enables OCF interrupt requests.
- Timer overflow flag (TOF) The TOF bit is set when the counter value rolls over from \$FFFF to \$0000. The timer overflow enable bit (TOIE) enables timer overflow interrupt requests.

Table 21 summarizes the timer interrupt sources.

Table 21. Timer Interrupt Sources

Source	Local Mask	Global Mask	Priority (1 = Highest)
ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	I Bit	3

I/O Registers

The following registers control and monitor the operation of the timer:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

Timer I/O Registers

Timer Control Register

The timer control register (TCR) performs the following functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output




Figure 51. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the PD7/TCAP pin. Reset clears the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

OCIE — Output Compare Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Reset clears the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

TOIE — Timer Overflow Interrupt Enable

This read/write bit enables interrupts caused by a timer overflow. Reset clears the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

Bits 4-2 — Unused

These are read/write bits that always read as logic 0s.

Go to: www.freescale.com

IEDG — Input Edge

The state of this read/write bit determines whether a positive or negative transition on the PD7/TCAP pin triggers a transfer of the contents of the timer registers to the input capture registers. Reset has no effect on the IEDG bit.

- 1 = Positive edge (low-to-high transition) triggers input capture
- 0 = Negative edge (high-to-low transition) triggers input capture

OLVL — Output Level

The state of this read/write bit determines whether a logic 1 or a logic 0 appears on the TCMP pin when a successful output compare occurs. Reset clears the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

Timer Status Register

The timer status register (TSR) contains flags for the following events:

- An active signal on the PD7/TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer rollover from \$FFFF to \$0000




Figure 52. Timer Status Register (TSR)

Freescale Semiconductor, Inc.

Timer I/O Registers

ICF — Input Capture Flag

The ICF bit is automatically set when an edge of the selected polarity occurs on the PD7/TCAP pin. Clear the ICF bit by reading the timer status register with ICF set, and then reading the low byte of the input capture registers. Reset has no effect on ICF.

- 1 = Input capture
- 0 = No input capture

OCF — Output Compare Flag

The OCF bit is automatically set when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set, and then reading the low byte of the output compare registers. Reset has no effect on OCF.

- 1 = Output compare
- 0 = No output compare

TOF — Timer Overflow Flag

The TOF bit is automatically set when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set, and then reading the low byte of the timer registers. Reset has no effect on TOF.

- 1 = Timer overflow
- 0 = No timer overflow

Timer Registers

The read-only timer registers (TRH and TRL) contain the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag (TOF). Writing to the timer registers has no effect.




Figure 53. Timer Registers (TRH and TRL)

Reading TRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer. The buffer value remains fixed even if the high byte is read more than once. Reading TRL reads the transparent low byte buffer and completes the read sequence of the timer registers.




Figure 54. Timer Register Reads

NOTE: To prevent interrupts from occurring between readings of TRH and TRL, set the interrupt mask (I bit) in the condition code register before reading TRH, and clear the mask after reading TRL.

Timer I/O Registers

Alternate Timer Registers

The read-only alternate timer registers (ATRH and ATRL) contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading does not affect the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.




Figure 55. Alternate Timer Registers (ATRH and ATRL)

Reading ATRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer.




Figure 56. Alternate Timer Register Reads

NOTE: To prevent interrupts between readings of ATRH and ATRL, set the interrupt mask (I bit) in the condition code register before reading ATRH, and clear the mask after reading ATRL.

Input Capture Registers

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the read-only input capture registers (ICRH and ICRL). Reading ICRH before reading ICRL inhibits further captures until ICRL is read. Reading ICRL after reading the timer status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.




Figure 57. Input Capture Registers (ICRH and ICRL)

NOTE:

To prevent interrupts between readings of ICRH and ICRL, set the interrupt mask (I bit) in the condition code register before reading ICRH, and clear the mask after reading ICRL.

Timer I/O Registers

Output Compare Registers

When the value of the 16-bit counter matches the value in the read/write output compare registers (OCRH and OCRL), the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after reading the timer status register clears the output compare flag (OCF).




Figure 58. Output Compare Registers (OCRH and OCRL)

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use the following procedure:

- 1. Disable interrupts by setting the I bit in the condition code register.
- 2. Write to OCRH. Compares are now inhibited until OCRL is written.
- 3. Clear bit OCF by reading the timer status register (TSR).
- 4. Enable the output compare function by writing to OCRL.
- 5. Enable interrupts by clearing the I bit in the condition code register.

Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power consumption standby modes.

Stop Mode

The STOP instruction suspends the timer counter. Upon exit from stop mode by external reset:

- The timer counter resumes counting from \$FFFC.
- An input capture edge during stop mode does not affect the ICF bit or the input capture registers.

Upon exit from stop mode by external interrupt:

- The counter resumes counting from the suspended value.
- An input capture edge during stop mode sets the ICF bit and transfers the suspended timer counter value to the input capture registers.

Wait Mode

The timer remains active after a WAIT instruction. Any enabled timer interrupt request can bring the MCU out of wait mode.

Freescale Semiconductor, Inc.

Serial Input/Output Port SIOP

Contents

Features
Introduction
Operation106
Pin Functions107
PB7/SCK107
PB5/SDO
PB6/SDI
Data Movement109
Timing
Interrupts
I/O Registers
SIOP Control Register112
SIOP Status Register
SIOP Data Register115
Low-Power Modes
Stop Mode
Wait Mode

5-mc68hc05p9a

Features

- Master or Slave Operation
- Programmable MSB-First or LSB-First Operation
- Interrupt-Driven Operation with Transfer Complete Flag
- Data Collision Flag
- Master Mode Frequency = Bus Frequency ÷ 4
- Maximum Slave Mode Frequency = Bus Frequency ÷ 4
- No Minimum Slave Mode Frequency

Introduction

The serial input/output port (SIOP) is a 3-wire master/slave communication port with serial clock, data input, and data output connections. The SIOP enables high-speed synchronous serial data transfer between the MCU and peripheral devices. Shift registers used with the SIOP can increase the number of parallel I/O pins controlled by the MCU. More powerful peripherals such as analog-to-digital converters and real-time clocks are also compatible with the SIOP. Figure 59 shows the structure of the SIOP module.

SIOP Introduction




Figure 59. SIOP Block Diagram




Figure 60. SIOP I/O Register Summary

Operation

The master MCU initiates and controls the transfer of data to and from one or more slave peripheral devices. In master mode, a transmission is initiated by writing to the SIOP data register (SDR). Data written to the SDR is parallel-loaded and shifted out serially to the slave device(s).

Many simple slave devices are designed to only receive data from a master or to only supply data to a master. For example, when a serial-to-parallel shift register is used as an 8-bit port, the master MCU initiates transfers of 8-bit data values to the shift register. Since the serial-to-parallel shift register does not send any data to the master, the MCU ignores whatever it receives as a result of the transmission.

The SIOP is simpler than the serial peripheral interface (SPI) on some other Motorola MCUs in that:

- The polarity of the serial clock is fixed.
- There is no slave select pin.
- The direction of serial data does not automatically switch as on the SPI because the SIOP is not intended for use in multimaster systems. Most applications use one MCU as the master to initiate and control data transfer between one or more slave peripheral devices.

A mask option allows the SIOP to transfer data MSB first or LSB first.

SIOP Operation

Pin Functions

The SIOP uses three pins and shares them with port B:

- PB7/SCK
- PB6/SDI
- PB5/SDO

NOTE:

Do not use the PB7/SCK, PB6/SDI, or PB5/SDO pins for general-purpose I/O while the SIOP is enabled.

When bit 6 (SPE) of the SIOP control register (SCR) is set, the SIOP is enabled and the PB7/SCK, PB5/SDO, and PB6/SDI pins are dedicated to SIOP functions. Clearing SPE disables the SIOP and the SIOP pins become standard I/O port pins.

NOTE:

Enabling and then disabling the SIOP configures the data direction register bits associated with the SIOP pins for SIOP operation and can also change the associated port data register. After disabling the SIOP, initialize the data direction register and the port data register as the application requires.

PB7/SCK

The PB7/SCK pin synchronizes the movement of data into and out of the MCU through the PB6/SDI and PB5/SDO pins.

In master mode, the PB7/SCK pin is an output. The serial clock frequency in master mode is one-fourth the internal clock frequency.

In slave mode, the PB7/SCK pin is an input. The maximum serial clock frequency in slave mode is one-fourth the internal clock rate. Slave mode has no minimum serial clock frequency.

9-mc68hc05p9a

Figure 61 shows the timing relationships among the serial clock, data input, and data output. The state of the serial clock between transmissions is a logic 1. The first falling edge on the PB7/SCK pin signals the beginning of a transmission, and data appears at the PB5/SDO pin. Data is captured at the PB6/SDI pin on the rising edge of the serial clock, and the transmission ends on the eighth rising edge of the serial clock.




Figure 61. SIOP Data/Clock Timing

PB5/SDO

The PB5/SDO pin is the SIOP data output. Between transfers, the state of the PB5/SDO pin reflects the value of the last bit shifted out on the previous transmission, if there was one. To preset the beginning state, write to the corresponding port data bit before enabling the SIOP. On the first falling edge on the PB7/SCK pin, the first data bit to be shifted out appears at the PB5/SDO pin.

PB6/SDI

The PB6/SDI pin is the SIOP data input. Valid SDI data must be present for an SDI setup time, t_S , before the rising edge of the serial clock and must remain valid for an SDI hold time, t_H , after the rising edge of the serial clock. (See **Table 22** and **Table 23**.)

10-mc68hc05p9a

SIOP Operation

Data Movement

Connecting the SIOP data register of a master MCU with the SIOP of a slave MCU forms a 16-bit circular shift register. During an SIOP transfer, the master shifts out the contents of its SIOP data register on its PB5/SDO pin. At the same time, the slave MCU shifts out the contents of its SIOP data register on its PB5/SDO pin. **Figure 62** shows how the master and slave exchange the contents of their data registers.




Figure 62. Master/Slave SIOP Shift Register Operation

Timing




Figure 63. SIOP Timing

Table 22. SIOP Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	f _{SIOP(M)} f _{SIOP(S)}	f _{osc} /8d c	f _{OSC} /8 f _{OSC} /8	MHz kHz
Cycle Time Master Slave	t _{SCK(M)} t _{SCK(S)}	4.0 —	4.0 1920	t _{CYC} ⁽²⁾
Clock (SCK) Low Time $(f_{OP} = 2.1 \text{ MHz})^{(3)(4)}$	t _{SCKL}	932	_	ns
SDO Data Valid Time	t _V	_	200	ns
SDO Hold Time	t _{HO}	0	_	ns
SDI Setup Time	t _S	100	_	ns
SDI Hold Time	t _H	100	_	ns

^{1.} V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted.

12-mc68hc05p9a

SIOP

Go to: www.freescale.com

^{2.} $t_{CYC} = 1 \div f_{OP}$

^{3.} f_{OSC} = crystal frequency; f_{OP} = f_{OSC} ÷ 2 = 2.1 MHz maximum

^{4.} In master mode, the frequency of SCK is $f_{OP} \div 4$.

SIOP Interrupts

Table 23. SIOP Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	f _{SIOP (M)}	f _{osc} /8 dc	f _{OSC} /8 f _{OSC} /8	MHz kHz
Cycle Time Master Slave	t _{SCK(M)} t _{SCK(S)}	4.0 —	4.0 4000	t _{CYC} ⁽²⁾
Clock (SCK) Low Time $(f_{OP} = 1.0 \text{ MHz})^{(3)}$ (4)	t _{sckl}	1980	_	ns
SDO Data Valid Time	t _V	_	400	ns
SDO Hold Time	t _{HO}	0	_	ns
SDI Setup Time	t _S	200	_	ns
SDI Hold Time	t _H	200	_	ns

^{1.} V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted

Interrupts

The SIOP does not generate interrupt requests.

^{2.} $t_{CYC} = 1 \div f_{OP}$

^{3.} f_{OSC} = crystal frequency; f_{OP} = f_{OSC} ÷ 2 = 1.0 MHz maximum

^{4.} In master mode, the frequency of SCK is $f_{\text{OP}} \div 4$.

I/O Registers

The following registers control and monitor SIOP operation:

- SIOP control register (SCR)
- SIOP status register (SSR)
- SIOP data register (SDR)

SIOP Control Register

The read/write SIOP control register (SCR) contains two bits. One bit enables the SIOP, and the other configures the SIOP for master mode or for slave mode.




Figure 64. SIOP Control Register (SCR)

SPE — SIOP Enable

This read/write bit enables the SIOP. Setting SPE initializes the data direction register as follows:

- The PB6/SDI pin is an input.
- The PB5/SDO pin is an output.
- The PB7/SCK pin is an input in slave mode and an output in master mode.

Clearing SPE disables the SIOP and returns the port to its normal I/O functions. The data direction register and the port data register remain in their SIOP-initialized state.

NOTE: After clearing SPE, be sure to initialize the port for its intended I/O use.

14-mc68hc05p9a

SIOP I/O Registers

Clearing SPE during a transmission aborts the transmission, resets the bit counter, and returns the port to its normal I/O function. Reset clears SPE.

- 1 = SIOP enabled
- 0 = SIOP disabled

MSTR — Master Mode Select

This read/write bit configures the SIOP for master mode. Setting MSTR initializes the PB7/SCK pin as the serial clock output. Clearing MSTR initializes the PB7/SCK pin as the serial clock input. MSTR can be set at any time regardless of the state of SPE. Reset clears MSTR.

- 1 = Master mode selected
- 0 = Slave mode selected

114

SIOP Status Register

The read-only SIOP status register (SSR) contains two bits. One bit indicates that a SIOP transfer is complete, and the other indicates that an invalid access of the SIOP data register occurred while a transfer was in progress.

\$000B	Bit 7	6	5	4	3	2	1	Bit 0
Read:	SPIF	DCOL	0	0	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0
		= Unimple	mented					

Figure 65. SIOP Status Register (SSR)

SPIF — Serial Peripheral Interface Flag

This clearable, read-only bit is set automatically on the eighth rising edge on the PB7/SCK pin and indicates that a data transmission took place. SPIF does not inhibit further transmissions. Clear SPIF by reading the SIOP status register while SPIF is set and then reading or writing the SIOP data register. Reset clears SPIF.

- 1 = Transmission complete
- 0 = Transmission not complete

SIOP

SIOP I/O Registers

DCOL — Data Collision Flag

This clearable, read-only bit is automatically set if the SIOP data register is accessed while a data transfer is in progress. Reading or writing the SIOP data register while a transmission is in progress causes invalid data to be transmitted or read. Clear DCOL by reading the SIOP status register with SPIF set and then accessing the SIOP data register. Because the clearing sequence accesses the SIOP data register, the sequence has to be completed before another transmission starts or DCOL is set again.

To clear DCOL when SPIF is not set, turn off the SIOP by writing a 0 to SPE and then turn it back on by writing a 1 to SPE. Reset clears DCOL.

1 = Invalid access of SDR

0 = Valid access of SDR

SIOP Data Register

The SIOP data register (SDR) is both the transmit data register and the receive data register. To read or write the SIOP data register, the SPE bit in the SIOP control register must be set.



Figure 66. SIOP Data Register (SDR)

With the SIOP configured for master mode, writing to the SIOP data register initiates a serial transfer. This register is not buffered. Writing to the SIOP data register overwrites the previous contents. Reading or writing to the SIOP data register while a transmission is in progress can cause invalid data to be transmitted or received.

Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power

consumption standby modes.

Stop Mode The STOP instruction suspends the clock to the SIOP. When the MCU

exits stop mode, processing resumes after the internal oscillator

stabilization delay of 4064 oscillator cycles.

A STOP instruction in a master SIOP does not suspend the clock to

slave SIOPs.

Wait Mode The WAIT instruction suspends the clock to the SIOP. When the MCU

exits wait mode, processing resumes immediately.

A WAIT instruction in a master SIOP does not suspend the clock to slave

SIOPs.

Analog-to-Digital Converter ADC

Contents

Features
Introduction
Operation119
Pin Functions119
PC7/V _{RH} 119
PC6/AN0-PC3/AN3120
Interrupts
Timing and Electrical Characteristics121
I/O Registers
ADC Status and Control Register122
ADC Data Register
Low-Power Modes
Stop Mode
Wait Mode

Features

- 8-Bit Conversions with ± 1.5-LSB Precision
- Four External and Three Internal Analog Input Channels
- Wait Mode Operation

5-mc68hc05p9a

Introduction

The ADC consists of a single successive-approximation A/D converter, an input multiplexer to select one of four external or two internal channels, and control circuitry. **Figure 67** shows the structure of the ADC module.





Figure 67. ADC Block Diagram

ADC Operation

Table 24. ADC I/O Register Summary



Operation

The A/D conversion process is ratiometric, using two reference voltages, V_{RH} and V_{SS} . Conversion accuracy is guaranteed only if V_{RH} is equal to V_{DD} .

Pin Functions

The ADC uses five pins and shares them with port C:

- PC7/V_{RH}
- PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3

 $PC7/V_{RH}$

The voltage reference high pin (PC7/ V_{RH}) supplies the high reference voltage for the ratiometric conversion process. For ratiometric conversion, the supply voltage of the analog source should be the same as V_{RH} and be referenced to V_{SS} .

PC6/AN0-PC3/AN3 The multiplexer can select one of four external analog input channels (ANO, AN1, AN2, or AN3) for sampling. The conversion takes 32 cycles. The first 12 cycles sample the voltage on the selected input pin by charging an internal capacitor. In the last 20 cycles, a comparator successively compares the output of an internal D/A converter to the sampled analog input. Control logic changes the D/A converter input one bit at a time, starting with the MSB, until the D/A converter output matches the sampled analog input. The conversion is monotonic and has no missing codes. At the end of the conversion, the conversion complete flag (CCF) becomes set, and the CPU takes two cycles to move the result to the ADC data register.

NOTE:

To prevent excess power dissipation, do not simultaneously use an I/O port pin as a digital input and an analog input.

While the ADC is on, the selected analog input reads as logic 0. The port C pins that are not selected read normally.

An analog input voltage equal to V_{RH} converts to digital \$FF; an input voltage greater than V_{RH} converts to \$FF with no overflow. An analog input voltage less than V_{SS} converts to digital \$00. For ratiometric conversion, the source of each analog input should use V_{RH} as the supply voltage and be referenced to V_{SS} .

The clock frequency must be equal to or greater than 1 MHz. If the internal clock frequency is less than 1 MHz, the internal RC oscillator (nominally 1.5 MHz) must be used for the ADC conversion clock. Make this selection by setting the ADRC bit to logic 1 in the ADC status and control register.

Interrupts

The ADC cannot generate interrupt requests.

8-mc68hc05p9a

Timing and Electrical Characteristics

Table 25. ADC Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Resolution	_	8	8	Bit
Absolute Accuracy (4.0 > V _{RH} > V _{DD}) ⁽²⁾	_	_	±1.5	LSB
Conversion Range (PC7/V _{RH})	_	V _{SS}	V _{DD}	V
Conversion Time (Includes Sampling Time) External Clock Internal RC Oscillator (ADRC = 1)	_	32 32	32 32	t _{AD} ⁽³⁾ μs
Monotonicity	_	Inherent (Within Total Erro		
Analog Input Voltage	V _{IN}	V _{SS}	V _{RH}	V
Zero Input Reading (V _{IN} = 0 V)	_	00	01	Hex
Full-Scale Reading (V _{IN} = V _{RH})	_	FE	FF	Hex
Sample Acquisition Time ⁽⁴⁾ External Clock Internal RC Oscillator (ADRC = 1)	_	12 —	12 12	t _{AD} ⁽⁵⁾ μs
Input Capacitance PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3	C _{IN}	_	12	pF
Input Leakage ⁽⁶⁾ PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3 PC7/V _{RH}	_	_	±1 ±1	μΑ
ADC On Current Stabilization Time	t _{ADON}	_	100	μs
ADC RC Stabilization Time (ADRC = 1)	t _{ADRC}	_	100	μs

^{1.} $V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}$

^{2.} ADC accuracy may decrease proportionately as V_{RH} is reduced below 4.0 V.

^{3.} t_{AD} = cycle time of the A/D converter

^{4.} Source impedances more than 10 $k\Omega$ adversely affect internal RC charging time during input sampling.

^{5.} $t_{AD} = t_{CYC} (1 \div f_{OP})$ if MCU clock is clock source

External system error caused by input leakage approximately equals R source times input current.

I/O Registers

The following registers control and monitor operation of the ADC:

- ADC status and control register (ADSCR)
- ADC data register (ADDR)

ADC Status and Control Register

The ADC status and control register (ADSCR) contains a conversion complete flag and four writable control bits. Writing to ADSCR clears the conversion complete flag and starts a new conversion sequence.




Figure 68. ADC Status and Control Register (ADSCR)

CCF — Conversion Complete Flag

This read-only bit is automatically set when an analog-to-digital conversion is complete, and a new result can be read from the ADC data register. Clear the CCF bit by writing to the ADC status and control register or by reading the ADC data register. Resets clear the CCF bit.

- 1 = Conversion complete
- 0 = Conversion not complete

ADC I/O Registers

ADRC — ADC RC (Oscillator)

This read/write bit turns on the internal RC oscillator to drive the ADC. If the internal clock frequency (f_{OP}) is less than 1 MHz, ADRC must be set. When the RC oscillator is turned on, it requires a time, t_{ADRC} , to stabilize, and results can be inaccurate during this time. Resets clear the ADRC bit.

- 1 = Internal RC oscillator drives ADC
- 0 = Internal clock drives ADC

When the internal RC oscillator is being used as the ADC clock, two limitations apply:

- Because of the frequency tolerance of the RC oscillator and its asynchronism with the internal clock, the conversion complete flag must be used to determine when a conversion sequence is complete.
- The conversion process runs at the nominal 1.5-MHz rate, but the conversion results must be transferred to the ADC data register synchronously with the internal clock; therefore, the conversion process is limited to a maximum of one channel every internal clock cycle.

ADON — ADC On

This read/write bit turns on the ADC. When the ADC is on, it requires a time, t_{ADON}, for the current sources to stabilize. During this time, results can be inaccurate. Resets clear the ADON bit.

1 = ADC turned on

0 = ADC turned off

Bits 4 and 3 — Not used

Bits 4 and 3 always read as logic 0s.

CH[2:0] — Channel Select Bits

These read/write bits select one of eight ADC input channels as shown in **Table 26**. Channels 0–3 are the input pins, PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0. Channels 4–6 can be used for reference measurements. Channel 7 is reserved for factory testing.

Table 26. ADC Input Channel Selection

CH[2:1:0]	Channel	Signal
000	0	AN0
001	1	AN1
010	2	AN2
011	3	AN3
100	4	V _{RH} (see Note 1)
101	5	(V _{RH} + V _{SS}) / 2 (see Note 1)
110	6	V _{SS} (see Note 1)
111	7	Reserved

NOTE:

To prevent excess power dissipation, do not use an ADC pin as an analog input and a digital input at the same time.

Using one of the port pins as the ADC input does not affect the ability to use the remaining port pins as digital inputs.

Reading a port pin that is selected as an analog input returns a logic 0.

^{1.} The accuracy of these measurements are untested and not guaranteed.

ADC Low-Power Modes

ADC Data Register

The ADC data register (ADDR) is a read-only register that contains the result of the most recent analog-to-digital conversion.




Figure 69. ADC Data Register (ADDR)

Low-Power Modes

Stop Mode

The STOP instruction turns off the ADC and aborts any current and pending conversions.

Wait Mode

The ADC continues to operate normally after the WAIT instruction. To reduce power consumption in wait mode:

- If the ADC is not being used, clear both the ADON and ADRC bits before entering wait mode.
- If the ADC is being used and the internal clock rate is above
 1 MHz, clear the ADRC bit before entering wait mode.

Specifications

Contents

Maximum Ratings
Operating Temperature Range
Thermal Characteristics
Power Considerations
5.0 V DC Electrical Characteristics
3.3 V DC Electrical Characteristics
Driver Characteristics
Typical Supply Current vs. Internal Clock Frequency
Maximum Supply Current vs. Internal Clock Frequency
5.0 V Control Timing
3.3 V Control Timing
Test Load
Mechanical Specifications
28-Pin PDIP — Case #710140
28-Pin SOIC — Case #751F

5-mc68hc05p9a

Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in **Table 27**. Keep V_{IN} and V_{OUT} within the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Table 27. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Current Drain per Pin (Excluding V _{DD} and V _{SS})	I	25	mA
Input Voltage	V _{IN}	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
EPROM Programming Voltage	V _{PP}	16.75	V
Storage Temperature Range	T _{STG}	-65 to +150	°C

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to **5.0 V DC Electrical Characteristics** on page 130 and **3.3 V DC Electrical Characteristics** on page 132 for guaranteed operating conditions.

Operating Temperature Range

Table 28. Operating Temperature Range

Package Type	Symbol	Value	Unit
MC68HC05P9P ⁽¹⁾ , DW ⁽²⁾ (Standard) MC68HC05P9C ⁽³⁾ P, CDW (Extended) MC68HC05P9V ⁽⁴⁾ P, VDW (Automotive) MC68HC05P9M ⁽⁵⁾ P, MDW (Automotive)	T _A	0 to 70 -40 to +85 -40 to +105 -40 to +125	°C

- 1. P = Plastic dual in-line package (PDIP)
- 2. DW = Small outline integrated circuit (SOIC)
- 3. C = Extended temperature range ($-40 \text{ to } +85 \text{ }^{\circ}\text{C}$)
- 4. V = Automotive temperature range (-40 to +105 °C)
- 5. M = Automotive temperature range (-40 to +125 °C)

6-mc68hc05p9a

Specifications
Thermal Characteristics

Thermal Characteristics

Table 29. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic Dual In-Line Package (PDIP) Small Outline Integrated Circuit (SOIC)	θ_{JA}	60 60	°C/W

Power Considerations

The average chip junction temperature, T_{.i}, in °C can be obtained from:

$$T_{.I} = T_A + (P_D \times \theta_{.IA}) \tag{1}$$

where:

 T_A = ambient temperature in °C

 θ_{JA} = package thermal resistance, junction to ambient in °C/W

$$P_{D} = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{CC} \times V_{CC} = chip internal power dissipation$

 $P_{1/O}$ = power dissipation on input and output pins (user-determined)

For most applications, $P_{I/O} \ll P_{INT}$ and can be neglected.

Ignoring $P_{I/O}$, the relationship between P_D and T_J is approximately:

$$P_{D} = \frac{K}{T_{\perp} + 273 \, ^{\circ}C} \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273 \,{}^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D can be obtained by solving equations (1) and (2) iteratively for any value of P_D .

5.0 V DC Electrical Characteristics

Table 30. DC Electrical Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output Voltage I _{Load} = 10.0 μA I _{Load} = -10.0 μA	V _{OL} V _{OH}	 V _{DD} - 0.1	_ _	0.1 —	V
Output High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/ V_{RH} –PC2, PD5, TCMP (I_{Load} = -0.8 mA) PC1–PC0 (I_{Load} = -5.0 mA)	V _{OH}	V _{DD} - 0.8	_	_	V
Output Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC2, PD5, TCMP (I _{Load} = 1.6 mA) PC1–PC0 (I _{Load} = 10 mA)	V _{OL}	_	_	0.4	V
Input High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply Current ⁽³⁾ (4) (5) Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode 25 °C 0 to 70 °C (Standard) -40 to 125 °C	I _{DD}		4.0 2.0 1.3 2 —	7.0 4.0 2.0 30 50 100	mA mA mA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5	I _{IL}	_	_	±10	μΑ
ADC Ports Hi-Z Leakage Current	I _{oz}	_	_	±1	μΑ
Input Current RESET, IRQ, OSC1, PD7/TCAP	I _{IN}	_	_	±1	μΑ

Specifications 5.0 V DC Electrical Characteristics

Table 30. DC Electrical Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$ (Continued)

Characteristic	Symbol	Min	Тур ⁽²⁾	Max	Unit
Input Pullup Current ⁽⁶⁾ PA7–PA0 with Pullup Enabled)	I _{INPU}	175	385	750	μА
Capacitance Ports (As Inputs or Outputs) RESET, IRQ	C _{OUT} C _{IN}	_ _	_	12 8	pF

- 1. V_{DD} = 5.0 Vdc \pm 0.3 Vdc, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C, unless otherwise noted.
- 2. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only
- 3. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} –0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2.
- 4. Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- 5. Stop mode I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V.
- 6. Input pullup current measured with V_{IL} = 0.2 V.

3.3 V DC Electrical Characteristics

Table 31. DC Electrical Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output Voltage (I _{LOAD} ≤ 10.0 μA)	V _{OL} V _{OH}	— V _{DD} – 0.1		0.1 —	V
Output High Voltage ($I_{LOAD} = -0.2 \text{ mA}$) PA7–PA0, PB7/SCK–PB5/SDO, PC7/ V_{RH} –PC2, PD5, TCMP ($I_{Load} = -0.2 \text{ mA}$) PC1–PC0 ($I_{Load} = 1.2 \text{ mA}$)	V _{OH}	V _{DD} - 0.3	_	_	V
Output Low Voltage (I_{LOAD} = 0.4 mA) PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC2, PD5, TCMP (I_{Load} = 0.4 mA) PC1–PC0 (I_{Load} = 2.5 mA)	V _{OL}	_	_	0.3	V
Input High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Data-Retention Mode Supply Voltage	V _{RM}	2.0	_	_	V
Supply Current ^{(3) (4) (5)} Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode	I _{DD}	_ _ _	1.3 1.0 0.6	2.5 1.4 1.0	mA mA mA
25 °C 0 to 70 °C (Standard) –40 to 125 °C		_ _ _	2.0 — —	20 40 50	μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5	I _{IL}	_	_	±10	μΑ
Input Current RESET, IRQ, OSC1, PD7/TCAP	I _{IN}	_	_	±1	μΑ


Specifications
3.3 V DC Electrical Characteristics

Table 31. DC Electrical Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$ (Continued)

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Input Pullup Current ⁽⁶⁾ PA7–PA0 with Pullup Enabled)	I _{INPU}	75	175	350	μА
Capacitance Ports (As Inputs or Outputs) RESET, IRQ	C _{OUT} C _{IN}	_ _	_	12 8	pF


- 1. V_{DD} = 3.3 Vdc \pm 0.3 Vdc, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C, unless otherwise noted
- 2. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only
- 3. Run (operating) I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD} , all other inputs $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} 0.2 \text{ V}$; no DC loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- 4. Wait I_{DD} measured using external square wave clock source; all I/O pins configured as inputs, port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V; no DC loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2. Wait I_{DD} is affected linearly by the OSC2 capacitance.
- 5. Stop mode I_{DD} measured with OSC1 = 0.2 V; all I/O pins configured as inputs, port B = V_{DD} , all other inputs V_{IL} = 0.2 V, V_{IH} = V_{DD} -0.2 V.
- 6. Input pullup current measured with $V_{IL} = 0.2 \text{ V}$.

Driver Characteristics



- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V versus I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for $V_{OL} \le 800$ mV @ I_{OL} = -0.8 mA.
- 3. At V_{DD} = 3.3 V, devices are specified and tested for V_{OL} \leq 300 mV @ I_{OL} = -0.2 mA.

Figure 70. Typical High-Side Driver Characteristics



- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V versus I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for $V_{OL} \le 400$ mV @ I_{OL} = 1.6 mA.
- 3. At V_{DD} = 3.3 V, devices are specified and tested for $V_{OL} \le$ 300 mV @ I_{OL} = 0.4 mA.

Figure 71. Typical Low-Side Driver Characteristics

12-mc68hc05p9a

Specifications
Typical Supply Current vs. Internal Clock Frequency

Typical Supply Current vs. Internal Clock Frequency





Figure 72. Typical Supply Current vs. Internal Clock Frequency

13-mc68hc05p9a

SUPPLY CURRENT (mA)

Go to: www.freescale.com

Maximum Supply Current vs. Internal Clock Frequency






Figure 73. Maximum Supply Current vs. Internal Clock Frequency

Specifications 5.0 V Control Timing

5.0 V Control Timing

Table 32. Control Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	f _{osc}	— dc	4.2 4.2	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	2.1 2.1	MHz
Cycle Time (1 ÷ f _{OP})	t _{CYC}	480	_	ns
Crystal Oscillator Startup Time	t _{oxov}	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽²⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _H , t _L t _{TLTL}	4.0 125 Note ⁽³⁾	_ _ _	t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125		ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽⁴⁾	_	t _{CYC}
OSC1 Pulse Width	t _{OH} , t _{OL}	90	_	ns
RC Oscillator Stabilization Time	t _{RCON}	_	5	μs
ADC On Current Stabilization Time	t _{ADON}	_	100	μs

^{1.} V_{DD} = 5.0 Vdc $\pm 10\%$, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted

^{2.} A 2-bit prescaler in the timer is the limiting factor as it counts 4 $t_{\mbox{\scriptsize CYC}}$

^{3.} The minimum $\rm t_{TLTL}$ should not be less than the number of interrupt service routine cycles plus 19 $\rm t_{CYC}$

^{4.} The minimum t_{ILIL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC}

3.3 V Control Timing

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	f _{osc}	— dc	2.0 2.0	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	1.0 1.0	MHz
Cycle Time (1 ÷ f _{OP})	t _{CYC}	1	_	ms
Crystal Oscillator Startup Time	t _{oxov}	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽²⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _H , t _L t _{TLTL}	4.0 250 Note ⁽³⁾	_ _ _	t _{cyc} ns t _{cyc}

Table 33. Control Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Interrupt Pulse Width Low (Edge-Triggered)

Interrupt Pulse Period

OSC1 Pulse Width

250

Note⁽⁴⁾

200

 t_{ILIH}

 t_{ILIL}

 t_{OH}, t_{OL}

ns

 $t_{\rm CYC}$

ns


^{1.} V_{DD} = 3.3 Vdc $\pm 10\%$, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted

^{2.} A 2-bit prescaler in the timer is the limiting factor as it counts 4 $t_{\mbox{\scriptsize CYC}}$

^{3.} The minimum $\rm t_{TLTL}$ should not be less than the number of interrupt service routine cycles plus 19 $\rm t_{CYC}$

^{4.} The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm CYC}$

Test Load



PINS	R1	R2	С
PA7-PA0			
PB7/SCK-PB5/SDO	3.26 kΩ	$2.38~\text{k}\Omega$	50 pF
PC7/V _{RH} -PC0			

Figure 74. Test Load

Mechanical Specifications

The MC68HC05P9A is available in the following packages:

- 710 Plastic dual in-line package (PDIP)
- 751F Small outline integrated circuit (SOIC)


The following figures show the latest packages at the time of this publication. To make sure that you have the latest package specifications, contact one of the following:

- Local Motorola Sales Office
- Motorola Mfax
 - Phone 602-244-6609
 - EMAIL rmfax0@email.sps.mot.com
- Worldwide Web (wwweb) at http://design-net.com

Follow Mfax or wwweb on-line instructions to retrieve the current mechanical specifications.

Specifications

28-Pin PDIP — Case #710




NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
С	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600	BSC
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

28-Pin SOIC — Case #751F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD
 PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15
- MAXIMUM MOLD PHOTHUSION 0.15 (0.006) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

C 2.35 2.65 0.093 0.104 D 0.35 0.49 0.014 0.018 F 0.41 0.90 0.016 0.035 G 1.27 BSC 0.050 BSC J 0.23 0.32 0.099 0.013 K 0.13 0.29 0.005 0.011	1	MILLIMETERS		INC	пЕЭ
B 7.40 7.60 0.292 0.299 C 2.35 2.65 0.093 0.104 D 0.35 0.49 0.014 0.019 F 0.41 0.90 0.016 0.035 G 1.27 BSC 0.050 BSC J 0.23 0.32 0.009 0.013 K 0.13 0.29 0.005 0.011	DIM	MIN	MAX	MIN	MAX
C 2.35 2.65 0.093 0.104 D 0.35 0.49 0.014 0.019 F 0.41 0.90 0.016 0.035 G 1.27 BSC 0.050 BSC J 0.23 0.32 0.099 0.013 K 0.13 0.29 0.005 0.011	Α	17.80	18.05	0.701	0.711
D 0.35 0.49 0.014 0.019 F 0.41 0.90 0.016 0.035 G 1.27 BSC 0.050 BSC J 0.23 0.32 0.099 0.013 K 0.13 0.29 0.005 0.011	В	7.40	7.60	0.292	0.299
F 0.41 0.90 0.016 0.035 G 1.27 BSC 0.050 BSC J 0.23 0.32 0.009 0.013 K 0.13 0.29 0.005 0.011	С	2.35	2.65	0.093	0.104
G 1.27 BSC 0.050 BSC J 0.23 0.32 0.009 0.013 K 0.13 0.29 0.005 0.011	D	0.35	0.49	0.014	0.019
J 0.23 0.32 0.009 0.013 K 0.13 0.29 0.005 0.011	F	0.41	0.90	0.016	0.035
K 0.13 0.29 0.005 0.011	G	1.27	BSC	0.050	BSC
11 0110 0100 01011	J	0.23	0.32	0.009	0.013
88 00 00 00	K	0.13	0.29	0.005	0.011
M	M	0°	8°	0°	8°
P 10.05 10.55 0.395 0.415	P	10.05	10.55	0.395	0.415
R 0.25 0.75 0.010 0.029	R	0.25	0.75	0.010	0.029

18-mc68hc05p9a

Specifications

Index

A
accumulator (A) 34, 37
ADC 73, 117
ADC (analog-to-digital converter)
block diagram
features
I/O register summary
I/O registers
low-power modes
ADC data register (ADDR)
ADC status and control register (ADSCR) 120, 122
addressing modes
ADON bit 123, 125
ADRC bit
alternate timer registers (ATRH/L)99
ALU
AN[3:0] bits
analog-to-digital converter
arithmetic/logic unit (ALU)
antilinetic/logic unit (ALO)
В
brownout
bypass capacitors

Index

С	
C bit	
case outlines	
CCF bit	120, 122

• • · · · · · · · · · · · · · · · · · ·
case outlines
CCF bit
central processor unit
ceramic resonator circuit
CH[2:0] bits
computer operating properly watchdog
condition code register (CCR) 30, 39, 53, 55–56, 98–101
COP
COP register (COPR)
COP watchdog
COP in halt mode 82
COP in stop mode
COP in wait mode
COP register (COPR) 81
features
operation
timeout period
COP watchdog reset52, 80-81
COPC bit 52, 81, 83
CPU 27–28
block diagram 29
control unit
features
instruction set summary 42
instruction types 37
instructions set
opcode map
registers 30
CPU registers
accumulator (A)
condition code register (CCR) 30, 39, 53, 55–56, 98–101
index register (X)
program counter (PC)

crystal
AT-cut 16
strip
tuning fork
crystal oscillator circuit
D
data direction registers
data direction register A (DDRA)
data direction register B (DDRB)
data direction register C (DDRC)
data direction register D (DDRD)
DCOL bit
DDRA[7:0] bits 68
DDRB[7:5] bits
DDRC[7:0] bits
DDRD5 bit
DERECOR
E
electrical specifications
3.3 V DC electrical characteristics
5.0 V DC electrical characteristics
control timing
current versus internal clock frequency
driver characteristics
maximum ratings
operating temperature range
power considerations 129
test load
thermal characteristics 129
electrostatic damage 66
external interrupt
external interrupt vector
external reset 51.82.100

Index

Freescale Semiconductor. Inc.

	Н
halt mode	61
effect on COP watchdog	
halt instruction flowchart	62
	1
I bit	53, 55–56, 98–101
I/O bits	
ADON bit	
ADRC bit	
AN[3:0] bits	
C bit	
CCF bit	
CH[2:0] bits	
COPC bit	52, 81, 83
DCOL bit	
DDRA[7:0] bits	
DDRB[7:5] bits	
DDRC[7:0] bits	
DDRD5 bit	
I bit	53, 55–56, 98–101
ICF bit	55, 94, 97, 100, 102
ICIE bit	55, 94–95
IEDG bit	
MSTR bit	
OCF bit	55, 94, 97, 101
OCIE bit	55, 94–95
OLVL bit	
PA[7:0] bits	
PB[7:5] bits	
PC[7:0] bits	
PD5 bit	
PD7 bit	
SPE bit	
SPIF bit	
TOF bit	56, 94, 97–99
TOIE bit	

I/O pins	
IRQ pin	7, 53
IRQ/V _{PP} pin	. 53
OSC1 pin	. 15
OSC2 pin	. 15
PB5/SDO pin	
PB6/SDI pin	
PB7/SCK pin	, 112
PC3/AN0 pin	124
PC3/AN3 pin	, 119
PC4/AN2 pin	, <mark>12</mark> 4
PC5/AN1 pin	, <mark>12</mark> 4
PC6/AN0 pin	, <mark>12</mark> 4
PC7/V _{RH} pin	, 119
PD7/TCAP pin	6–97
RESET pin 17, 5	0-52
TCMP pin 18, 89–90, 96	i, 101
V_{SS} pin	. 15
I/O port pin termination	. 66
I/O registers	
ADC data register (ADDR) 120, 122–123	, 125
ADC status and control register (ADSCR) 120	, 122
alternate timer registers (ATRH/L)	
COP register (COPR) 5	
data direction register A (DDRA)	. 68
data direction register B (DDRB)	. 71
data direction register C (DDRC)	. 74
data direction register D (DDRD)	. 77
input capture registers (ICRH/ICRL)	. 89
input capture registers (ICRH/L) 96–97, 100	, 102
output compare registers (OCRH/L) 96–97	' <mark>, 101</mark>
output compare registers (OCRH/OCRL)	. 90
port A data register (PORTA)	. 67
port B data register (PORTB)	. 70
port C data register (PORTC)	. 73
port D data register (PORTD)	. 76
SIOP control register (SCR) 107, 112	. <mark>, 115</mark>
SIOP data register (SDR)	-115

Index

SIOP status register (SSR)
timer control register (TCR)
timer registers (TRH/L) 96–98
timer status register (TSR) 55–56, 96, 100–101
ICF bit
ICIE bit 55, 94–95
IEDG bit 96
index register (X)
input capture interrupt
input capture registers (ICRH/L) 89, 96–97, 100, 102
instruction set
addressing modes
instruction set summary 42
instruction types 37
opcode map
internal clock
frequency
internal RC oscillator 120, 123
Interrupt 94
interrupts
external interrupt
external interrupt logic
external interrupt timing
interrupt flowchart 58
interrupt processing
interrupt sources 53
interrupt stacking order 57
reset/interrupt vector addresses
software interrupt 53
timer interrupts 55
introduction, MC68HC05P9A
IRQ latch
IRQ pin 17, 53
1DO// pip

u	ı	
×	,	

J
junction temperature
L
literature updates
low voltage protection
low-power modes
ADC in stop and wait modes
COP in stop, halt, and wait modes82
HALT instruction flowchart
halt mode
SIOP in stop and wait modes
stop mode
stop recovery timing
STOP/WAIT clock logic
timer in stop and wait modes
WAIT instruction flowchart 64
wait mode 63
M
mask options
COP watchdog enable/disable80
SIOP data format
mask selectable options
COP watchdog enable/disable
external interrupt pin enable/disable
SIOP data format
STOP instruction enable/disable
mechanical specifications
packages
memory
features
parallel I/O register summary21
RAM 24
ROM
ROM security feature
MSTR bit

N	
noise	17
0	
OCF bit	01
OCIE bit 55, 94–9	95
OLVL bit 90, 9	96
on-chip oscillator	15
frequency	15
stabilization delay 50, 82, 1	16
opcode map	
operating temperature	
operating temperature range	
order numbers	
OSC1 pin	
OSC2 pin	
output compare interrupt	
output compare registers (OCRH/L) 90, 96–97, 10	01
Р	
PA[7:0] bits	67
package dimensions	
PDIP 14	
SOIC	
package types	
parallel I/O ports	
PB[7:5] bits	
PB5/SDO pin 71, 107–108, 1	
PB6/SDI pin 71, 107–108, 1	
PB7/SCK pin	
PB7SCK pin	
PC[7:0] bits	
PC3/AN3 pin	
PC4/AN2 pin	
PC5/AN1 pin	24

PC6/AN0 pin	73, 119, 124
PC7/V _{RH} pin	73, 119
PD5 bit	76
PD7 bit	76
PD7/TCAP pin	76, 89, 96–97
pin assignments	14
pin descriptions	13
pin functions	15
port A	18, 67
data direction register A (DDRA)	68
port A data register (PORTA)	
port A I/O pin interrupts/pullups	
port B	
data direction register B (DDRB)	
port B data register (PORTB)	
port C	
data direction register C (DDRC)	
high current sink/source capability	
PC0–PC1	
port C data register (PORTC)	
port D	
data direction register D (DDRD)	
ports	
parallel I/O port register summary	
port A	
port B	
port C	
port D	
power dissipation	124, 129
power supply (V _{DD})	
power-on reset	
program counter (PC)	

R

RAM
locations
stack 24
rc oscillator
Reading 98
registers
ADC I/O register summary 119
CPU registers
parallel I/O port register summary 66
parallel I/O register summary
SIOP I/O register summary
timer I/O register summary 88
RESET pin
reset sources
COP watchdog50
power-on
RESET pin
reset vector
resets
COP watchdog reset
COP watchdog reset operation
external reset51
external reset timing51
low-voltage protection reset
power-on reset (POR)
power-on reset (POR) timing
reset sources
reset/interrupt vector addresses
resets and interrupts
S
self-check mode
circuit
results
serial input/output port 103
SIOP 103

SIOP (serial input/output port)
block diagram 105
description
features
I/O register summary
I/O registers
low-power modes
operation
timing
SIOP control register (SCR)
SIOP data register (SDR)
SIOP status register (SSR)
software failure 80
software interrupt vector
SPE bit 107, 112, 115
specifications
See "electrical specifications." 128
See "mechanical specifications."
SPIF bit
stack pointer (SP)
stack RAM
stop mode
effect on ADC
effect on capture/compare timer
effect on COP watchdog
effect on SIOP
STOP instruction flowchart 62
stop recovery timing
STOP/WAIT clock logic 64
supply voltage (V _{DD})

Index

Freescale Semiconductor, Inc.

TCMP pin	
thermal resistance	
timer	
features	
I/O register summary	
I/O registers	
•	
•	
•	
•	
` ,	
timer resolution	
timer status register (TSR)	55–56, 96, 100–101
TOF bit	
TOIE bit	
	V
V _{ss} pin	
1	v
·	
_	
_	

Literature Updates

This document contains the latest data available at publication time. For updates, contact one of the following:

Literature Distribution Centers

Call or order literature by mail.

USA/Europe: Motorola Literature Distribution

P.O. Box 5405

Denver, Colorado 80217

Phone 1-800-441-2447 or 303-675-2140

Japan: Nippon Motorola Ltd. SPD

Strategic Planning Office 4-32-1 Nishi-Gotanda Shinagawa-ku

Tokyo 141, Japan

Phone 81-3-5487-8488

Hong Kong: Motorola Semiconductors H.K. Ltd.

8B Tai Ping Industrial Park

51 Ting Kok Road

Tai Po, N.T., Hong Kong Phone 852-26629298

Literature Updates

Mfax

Call to access this worldwide faxing service.

RMFAX0@email.sps.mot.com TOUCHTONE 602-244-6609 U.S. and Canada Only 1-800-774-1848

Or, on the http://Design-NET.com home page, select the Mfax icon. Obtain a fax of complete, easy-to-use Mfax instructions by entering your FAX number and then pressing the 1 key.

Motorola SPS World Marketing World Wide Web Server

Use the Internet to access this World Wide Web Server. Use the following URL:

http://motorola.com/sps

CSIC Microcontroller Division's Web Site

Directly access the CSIC Microcontroller Division's web site with the following URL:

http://Design-net.com/csic/CSIC_home.html



MC68HC05P9A Rev. 3 Technical Data Book

Please help us to continue improving the quality and usefulness of our data books by filling out this form and sending your comments to us. You can return the form by mail, or FAX it to 512-891-3236.

Thank you for your help and continued support!

1. How do you rate the quality of this data	
High Low	High Lov
Organization	Tables
Readability	Table of contents
Accuracy	Page size/binding
Figures	Overall impression
2. Are you able to find the information you Yes No 3. What are your recommendations for ma No No No No No No No No No N	
4. What additional information would you li	ike to see included in future data books?

MOTOROLA

CSIC Microcontroller Division

	PLEASE PASTE POSTAGE HERE

Freescale Semiconductor, Inc.

Motorola 6501 William Cannon Drive West Mail Stop OE17 Austin, Texas 78735-8598 USA

Attention: CSIC Publications Department

Second: fold back along this line			
Please supply the following information (optional).			
Name:			
Company Name:			
Title:			
Address:			
City:	_State:	Zip:	
Phone Number:			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-800-441-2447 or

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609, US & Canada ONLY 1-800-774-1848

INTERNET: http://motorola.com/sps

JAPAN: Nippon Motorola Ltd. SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax is a trademark of Motorola, Inc.

© Motorola, Inc., 1997

MC68HC05P9A/D

