Preliminary

May 2001

Revised May 2001

FAIRCHILD

SEMICONDUCTOR

FST162244 16-Bit Bus Switch with 25 Ω Series Resistor in Outputs (Preliminary)

General Description

The Fairchild Switch FST162244 provides 16-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 16-bit switch. There are four 4-bit switches with separate output enable inputs. When \overline{OE} is LOW, the switch in ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch OFF and a high impedance state exists between the A and B Ports. The FST162244 has an equivalent 25 Ω series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors.

Features

- **25** Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:


Order Number	Package Number	Package Description
FST162244MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available i	n Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram



Logic Diagram

Truth Table



Pin Descriptions

Pin Name	Description
OEn	Output Enable Input (Active LOW)
1A _n , 2A _n , 3A _n , 4A _n	Bus A
1B _n , 2B _n , 3B _n , 4B _n	Bus B

Inputs	Outputs	
OEx	А, В	
L	A Port = B Port	
Н	Z	
H = HIGH Voltage Level L = LOW Vol	tage Level Z = High Impedance	

© 2001 Fairchild Semiconductor Corporation DS500430

www.fairchildsemi.com

FST162244

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S) (Note 2)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 3)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	–50 mA
DC Output Current (I _{OUT})	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	±100 mA
Storage Temperature Range (T _{STG})	–65°C to +150 °C

Recommended Operating Conditions (Note 4)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T _A)	-40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

			TA	= −40°C to +8	85°C		
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 5)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{mA}$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			±10	μΑ	$V_{IN} = 5.5V$
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5	20	26	38	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 6)	4.5	20	27	40	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5	20	28	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0	20	30	48	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V_{CC} or GND


Note 5: Typical values are at V_{CC} = 5.0V and T_A = +25 $^\circ C$

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

			T _A = -40 °C	C to +85 °C,				
Symbol	Parameter			$\mathbf{J} = \mathbf{R}\mathbf{D} = 500\Omega$		Units	Conditions	Figure
			.5 – 5.5V	V _{CC} = 4				Number
•	Propagation Delay Bus-to-Bus	Min	Max 1.25	Min	Max 1.25		V _I = OPEN	Figures
PHL ^{, t} PLH	(Note 7)		1.25		1.20	ns	VIEOPEN	1, 2
_{PZH} , t _{PZL}	Output Enable Time	1.0	5.1		5.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
PHZ, t _{PLZ}	Output Disable Time	1.0	5.4		5.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2
Symbol	Citance (Note 8) Parameter Control Pin Input Capacitance		Тур 3.0	Max	i	J nits pF V	$\frac{\text{Conditions}}{\text{CC} = 5.0\text{V}, \text{ V}_{\text{IN}} = 0\text{V}}$	
C _{IN}				+				
CI/O	Input/Output Capacitance "OFF	State"	6			pF V	$_{\rm CC}$, $\overline{\rm OE}$ = 5.0V, $V_{\rm IN}$ = 0V	V
	= +25°C, f = 1 MHz, Capacitance is cha	FR OUTF UND	OM ●		VI RU RD			
AC LC Note: Input Note: C _L inc	driven by 50Ω source terminated in 50 cludes load and stray capacitance	FR OUTF UNC TE	OM ● PUT DER		RU RD			
AC LC Note: Input Note: C _L inc	oading and Wavefo	FR OUTF UND ΤΕ	OM ● PUT PER EST	Test Circuit	-			
AC LC Note: Input Note: C _L inc	driven by 50Ω source terminated in 50 cludes load and stray capacitance		OM ● PUT DER EST URE 1. AC inS - 3.0V — GND HL VOH	t _f = 2.5 nS → 90% ENABLE INPUT 1.5 tPZL C tPZH		1.5V	$- t_{f} = 2.5 \text{ nS}$ $= GND$ $ V_{OL} + 0.3V$ $ V_{OL}$ $ V_{OH}$	

www.fairchildsemi.com

Preliminary



www.fairchildsemi.com