

April 2001 Revised June 2003

FIN1027 • FIN1027A 3.3V LVDS 2-Bit High Speed Differential Driver

General Description

This dual driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350 mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock or data.

The FIN1027 or FIN1027A can be paired with its companion receiver, the FIN1028, or with any other LVDS receiver.

Features


- Greater than 600Mbs data rate
- 3.3V power supply operation
- 0.5ns maximum differential pulse skew
- 1.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Flow-through pinout simplifies PCB layout
- 8-Lead SOIC, US8, and 8-terminal MLP packages save space

Ordering Code:


Order Number	Package Number	Package Description
FIN1027M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TUBE]
FIN1027MX	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TAPE and REEL]
FIN1027K8X	MAB08A	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide [TAPE and REEL]
FIN1027MPX (Preliminary)	MLP08C	8-Terminal Molded Leadless Package (MLP) Dual, JEDEC MO-229, 2mm Square [TAPE and REEL]
FIN1027AM	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TUBE]
FIN1027AMX	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow [TAPE and REEL]

Connection Diagrams


Pin Assignments for SOIC FIN1027




Pin Assignments for SOIC FIN1027A



Pin Assignments for US8 for FIN1027



Terminal Assignments for MLP FIN1027



(Top Through View)

Pin Descriptions

Pin Name	Description
D _{IN1} , D _{IN2}	LVTTL Data Inputs
D _{OUT1+} , D _{OUT2+}	Non-inverting Driver Outputs
D _{OUT1-} , D _{OUT2-}	Inverting Driver Outputs
V _{CC}	Power Supply
GND	Ground

Function Table

Input	Outputs				
D _{IN}	D _{OUT+}	D _{OUT}			
L	L	Н			
Н	Н	L			
OPEN	L	Н			

H = HIGH Logic Level L = LOW Logic Level X = Don't Care

Absolute Maximum Ratings(Note 1)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5 \mbox{V to } +4.6 \mbox{V} \\ DC Input Voltage (D_{IN}) & -0.5 \mbox{V to } +6.0 \mbox{V} \\ \end{array}$

 $\begin{array}{ll} {\rm DC~Output~Voltage~(D_{OUT})} & -0.5{\rm V~to~} +4.7{\rm V} \\ {\rm Driver~Short~Circuit~Current~(l_{OSD})} & {\rm Continuous} \\ {\rm Storage~Temperature~Range~(T_{STG})} & -65^{\circ}{\rm C~to~} +150^{\circ}{\rm C} \\ \end{array}$

Max Junction Temperature (T_J)

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C ESD (Human Body Model) $\geq 6500\text{V}$ ESD (Machine Model) $\geq 400\text{V}$

Recommended Operating Conditions

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{OD}	Output Differential Voltage		250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change from Differential LOW-to-HIGH	$R_1 = 100 \Omega$, See Figure 1			25	mV
Vos	Offset Voltage	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.125	1.25	1.375	V
ΔV _{OS}	Offset Magnitude Change from Differential LOW-to-HIGH				25	mV
I _{OFF}	Power Off Output Current	$V_{CC} = 0V, V_{OUT} = 0V \text{ or } 3.6V$			±20	μΑ
Ios	Short Circuit Output Current	V _{OUT} = 0V			-8	mA
		$V_{OD} = 0V$			±8	IIIA
V _{IH}	Input HIGH Voltage		2.0		V _{CC}	V
V _{IL}	Input LOW Voltage		GND		0.8	V
I _{IN}	Input Current	V _{IN} = 0V or V _{CC}			±20	μΑ
I _{I(OFF)}	Power-Off Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μΑ
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
I _{CC}	Power Supply Current	No Load, V _{IN} = 0V or V _{CC}			12.5	mA
		$R_L = 100 \Omega$, $V_{IN} = 0V$ or V_{CC}			17.0	mA
C _{IN}	Input Capacitance			4		pF
C _{OUT}	Output Capacitance			6		pF

150°C

Note 2: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics


Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLHD}	Differential Propagation Delay LOW-to-HIGH		0.5		1.5	ns
t _{PHLD}	Differential Propagation Delay HIGH-to-LOW		0.5		1.5	ns
t _{TLHD}	Differential Output Rise Time (20% to 80%)	$R_L = 100 \Omega, C_L = 10 pF,$	0.4		1.0	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	See Figure 2 and Figure 3	0.4		1.0	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}				0.5	ns
t _{SK(LH)} , t _{SK(HL)}	Channel-to-Channel Skew (Note 4)				0.3	ns
t _{SK(PP)}	Part-to-Part Skew (Note 5)				1.0	ns

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.



Input (Note A)

CL
DOUT+

RL
(Note B)

DOUT-

Note A: All input pulses have frequency = 10 MHz, t_R or t_F = 2 ns Note B: C_L includes all probe and fixture capacitances

FIGURE 1. Differential Driver DC Test Circuit

FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit







FIGURE 3. AC Waveforms







Ambient Temperature

FIGURE 17. Transition Time vs. **Power Supply Voltage**





FIGURE 18. Transition Time vs. **Ambient Temperature**


Tape and Reel Specification TAPE FORMAT for US8

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	250	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)



REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2	W3
0 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Tape and Reel Specification


TAPE FORMAT for MLP

Package	Ao	Во	D	D ₁	E	F	Ko	P ₁	Po	P ₂	T	T _C	W	Wc
rackage	±0.10	±0.10	±0.05	Min	±0.1	±0.1	±0.1	TYP	TYP	±0/05	TYP	±0.005	±0.3	TYP
2 x 2	2.30	2.30	1.55	1.0	1.75	3.5	1.0	8.0	4.0	2.0	0.3	0.06	8.0	5.3

MLP Embossed Tape Dimensions (Dimensions are in millimeters)





REEL DIMENSIONS (millimeters)




Tape Width	Dia A	Dim B	Dia C	Dia D	Dim N	Dim W1	Dim W2	Dim W3
	Max	Min	+0.5/–0.2	Min	Min	+2/-0	Max	(LSL - USL)
8 mm	330	1.5	13	20.2	178	8.4	14.4	7.9 ~ 10.4

Physical Dimensions inches (millimeters) unless otherwise noted










8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






LAND PATTERN RECOMMENDATION







NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-187 B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCD-3, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP08CrevB

8-Terminal Molded Leadless Package (MLP) Dual, JEDEC MO-229, 2mm Square
Package Number MLP08C
(Preliminary)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com