## FAN4272 <br> Dual, Low Cost, +2.7V \& +5V, Rail-to-Rail I/O Amplifier

## Features at 2.7V

- $130 \mu \mathrm{~A}$ supply current per amplifier
- 4 MHz bandwidth
- Output swings to within 25 mV of either rail
- Input voltage range exceeds the rail by $>250 \mathrm{mV}$
- $4 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- 16 mA output current
- $22 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ input voltage noise
- Operating temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Directly replaces TLC2272 in single supply applications
- Available in SOIC-8 and MSOP-8 package options
- Available evaluation boards: KEB006 (SOIC) and KEB010 (MSOP)


## Applications

- Automotive applications
- Portable/battery-powered applications
- PCMCIA, USB
- Mobile communications, cellular phones, pagers
- Notebooks and PDA's
- Sensor Interface
- A/D buffer
- Active filters
- Signal conditioning
- Portable test instruments



## Description

The FAN4272 is an ultra-low cost, low power, voltage feedback amplifier. At 5 V , the FAN4272 uses only $160 \mu \mathrm{~A}$ of supply current per amplifier and is designed to operate from a supply range of 2.5 V to $5.5 \mathrm{~V}( \pm 1.25 \mathrm{~V}$ to 2.75 V$)$. The input voltage range exceeds the negative and positive rails.

The FAN4272 offers high bipolar performance at a low CMOS price. The FAN4272 offers superior dynamic performance with a 4 MHz small signal bandwidth and $4 \mathrm{~V} / \mu$ s slew rate. The combination of low power, high bandwidth, and rail-torail performance make the FAN4272 well suited for batterypowered communication/computing systems.


## Absolute Maximum Ratings

| Parameter | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltages | 0 | +6 | V |
| Maximum Junction Temperature | - | +175 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature, 10 seconds | - | +260 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range, recommended | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | $-\mathrm{V}_{\mathrm{S}}-0.5$ | $+\mathrm{V}_{\mathrm{S}}+0.5$ | V |

## Electrical Specifications

( $\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{f}}=5 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$; unless otherwise noted)

| Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC Performance |  |  |  |  |  |
| -3dB Bandwidth ${ }^{1}$ | $\mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=0.02 \mathrm{~V} \mathrm{pp}$ |  | 4 |  | MHz |
|  | $\mathrm{G}=+2, \mathrm{~V}_{0}=0.2 \mathrm{~V} p \mathrm{p}$ |  | 3.7 |  | MHz |
| Large Signal Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{pp}}$ |  | 1.1 |  | MHz |
| Gain Bandwidth Product |  |  | 1.7 |  | MHz |
| Rise and Fall Time | 1V step |  | 215 |  | ns |
| Overshoot | 1V step |  | <1 |  | \% |
| Slew Rate | 1V step |  | 4 |  | V/us |
| 2nd Harmonic Distortion | $1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -74 |  | dBc |
| 3rd Harmonic Distortion | $1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -62 |  | dBc |
| THD | 1 V pp, 10kHz |  | 0.08 |  | \% |
| Input Voltage Noise | $>10 \mathrm{kHz}$ |  | 22 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Crosstalk | $>100 \mathrm{kHz}$ |  | 95 |  | dB |
| DC Performance |  |  |  |  |  |
| Input Offset Voltage |  |  | <0.5 |  | mV |
| Average Drift |  |  | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  | 90 |  | nA |
| Average Drift |  |  | 100 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection Ratio ${ }^{2}$ | DC | 70 | 85 |  | dB |
| Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 75 |  | dB |
| Quiescent Current Per Channel |  |  | 130 |  | $\mu \mathrm{A}$ |
| Input Characteristics |  |  |  |  |  |
| Input Resistance |  |  | 12 |  | $\mathrm{M} \Omega$ |
| Input Capacitance |  |  | 1.8 |  | pF |
| Input Common Mode Voltage Range |  |  | -0.25 to 2.95 |  | V |
| Common Mode Rejection Ratio | $\mathrm{DC}, \mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}}$ |  | 78 |  | dB |
| Output Characteristics |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2^{2}$ | 0.06 to 2.64 | 0.025 to 2.68 |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | 0.07 to 2.645 |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=200 \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | 0.198 to 2.59 |  | V |
| Output Current |  |  | $\pm 16$ |  | mA |
| Power Supply Operating Range |  | 2.5 | 2.7 | 5.5 | V |

$\mathrm{Min} / \mathrm{max}$ ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

## Notes:

1. For $G=+1, \quad R_{f}=0$.
2. Guaranteed by testing or statistical analysis at $25^{\circ} \mathrm{C}$.

## Electrical Specifications

$\left(V_{S}=+5 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{f}}=5 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$; unless otherwise noted)

| Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC Performance |  |  |  |  |  |
| -3dB Bandwidth ${ }^{1}$ | $\mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=0.02 \mathrm{~V}_{\mathrm{pp}}$ |  | 4 |  | MHz |
|  | $\mathrm{G}=+2, \mathrm{~V}_{0}=0.2 \mathrm{~V}_{\mathrm{pp}}$ |  | 4.7 |  | MHz |
| Large Signal Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{pp}}$ |  | 1.7 |  | MHz |
| Gain Bandwidth Product |  |  | 1.8 |  | MHz |
| Rise and Fall Time | 1 V step |  | 150 |  | ns |
| Overshoot | 1V step |  | <1 |  | \% |
| Slew Rate | 1 V step |  | 6 |  | V/us |
| 2nd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -73 |  | dBc |
| 3rd Harmonic Distortion | $2 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -75 |  | dBc |
| THD | $2 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | 0.03 |  | \% |
| Input Voltage Noise | $>10 \mathrm{kHz}$ |  | 23 |  | $\mathrm{nV} / \mathrm{VHz}$ |
| Crosstalk | $>100 \mathrm{kHz}$ |  | 95 |  | dB |
| DC Performance |  |  |  |  |  |
| Input Offset Voltage ${ }^{2}$ |  | -2 | <0.5 | +2 | mV |
| Average Drift |  |  | 8 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current ${ }^{2}$ |  | -420 | 90 | 420 | nA |
| Average Drift |  |  | 100 |  | $\mathrm{pA} /{ }^{\circ}$ |
| Input Offset Current ${ }^{2}$ |  | -50 |  | +50 | nA |
| Power Supply Rejection Ratio ${ }^{2}$ | DC | 70 | 85 |  | dB |
| Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 72 |  | dB |
| Quiescent Current Per Channel ${ }^{2}$ |  |  | 160 | 235 | $\mu \mathrm{A}$ |
| Input Characteristics |  |  |  |  |  |
| Input Resistance |  |  | 12 |  | $\mathrm{M} \Omega$ |
| Input Capacitance |  |  | 1.7 |  | pF |
| Input Common Mode Voltage Range |  |  | -0.25 to 5.25 |  | V |
| Common Mode Rejection Ratio ${ }^{2}$ | $\mathrm{DC}, \mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}}$ | 58 | 85 |  | dB |
| Output Characteristics |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2^{2}$ | 0.09 to 4.91 | 0.031 to 4.976 |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | 0.094 to 4.94 |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=200 \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | 0.315 to 4.865 |  | V |
| Output Current |  |  | $\pm 30$ |  | mA |
| Power Supply Operating Range |  | 2.5 | 2.7 | 5.5 | V |

$\mathrm{Min} / \mathrm{max}$ ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

## Notes:

1. For $G=+1, \quad R_{f}=0$.
2. Guaranteed by testing or statistical analysis at $25^{\circ} \mathrm{C}$.
3. $R_{L}=10 \mathrm{k} \Omega$ to $V_{S} / 2$.

## Package Thermal Resistance

| Package | $\theta_{\mathrm{JA}}$ |
| :--- | :---: |
| 8 lead SOIC | $152^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8 lead MSOP | $206^{\circ} \mathrm{C} / \mathrm{W}$ |

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{f}}=5 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$; unless otherwise noted $)$



Frequency Response vs. $\mathrm{C}_{\mathrm{L}} \mathrm{V}_{\mathbf{s}}=+\mathbf{5 V}$





Frequency Response vs. $\mathrm{R}_{\mathrm{L}} \mathbf{V}_{\mathbf{s}}=\mathbf{+ 5 V}$


## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{f}}=5 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$; unless otherwise noted $)$


3rd Harmonic Distortion vs. $\mathrm{V}_{\mathrm{o}}$ for $\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V}$





CMRR vs. Frequency



Input Voltage Noise $\mathrm{V}_{\mathbf{s}}=\mathbf{+ 5} \mathrm{V}$


## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{f}}=5 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$; unless otherwise noted)



## Application Information

## General Description

The FAN4272 is single supply, general purpose, voltage-feedback amplifier. The FAN4272 is fabricated on a complementary bipolar process, features a rail-to-rail input and output, and is unity gain stable.

The typical non-inverting circuit schematic is shown in Figure 1.


Figure 1: Typical Non-inverting Configuration

## Input Common Mode Voltage

The common mode input range extends to 250 mV below ground and to 250 mV above $\mathrm{V}_{\mathrm{S}}$, in single supply operation. Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5 V , the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition. If the absolute maximum input voltage ( 700 mV beyond either rail) is exceeded, externally limit the input current to $\pm 5 \mathrm{~mA}$ as shown in Figure 2.


Figure 2: Circuit for Input Current Protection

## Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds $150^{\circ} \mathrm{C}$, some performance
degradation will occur. It the maximum junction temperature exceeds $175^{\circ} \mathrm{C}$ for an extended time, device failure may occur.

## Overdrive Recovery

Overdrive of an amplifier occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The FAN4272 will typically recover in less than 50 ns from an overdrive condition. Figure 3 shows the FAN4272 in an overdriven condition.


Figure 3: Overdrive Recovery

## Driving Capacitive Loads

The Frequency Response vs. $\boldsymbol{C}_{\boldsymbol{L}}$ plot, illustrates the response of the FAN4272. A small series resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$ at the output of the amplifier, illustrated in Figure 4, will improve stability and settling performance. $\mathrm{R}_{\mathrm{S}}$ values in the Frequency Response $\boldsymbol{v}$. $\boldsymbol{C}_{\boldsymbol{L}}$ plot were chosen to achieve maximum bandwidth with less than 2 dB of peaking. For maximum flatness, use a larger $\mathrm{R}_{\mathrm{s}}$. Capacitive loads larger than 200 pF require the use of $\mathrm{R}_{\mathrm{S}}$.


Figure 4: Typical Topology for driving a capacitive load

Driving a capacitive load introduces phase-lag into the output signal, which reduces phase margin in the amplifier. The unity gain follower is the most sensitive configuration. In a unity gain follower configuration, the FAN4272 requires a $75 \Omega$ series resistor to drive a 100 pF load.

## Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Fairchild has evaluation boards to use as a guide for high frequency layout and as aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include $6.8 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ ceramic capacitors
- Place the $6.8 \mu \mathrm{~F}$ capacitor within 0.75 inches of the power pin
- Place the $0.01 \mu \mathrm{~F}$ capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 6 for more information.

## Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of this device:

| Eval Bd | Description | Products |
| :--- | :--- | :---: |
| KEB006 | Dual Channel, Dual Supply, <br> 8 lead SOIC | FAN4272AM8 |
| KEB010 | Dual Channel, Dual Supply, <br> 8 lead MSOP | FAN4272AMU8 |

Evaluation board schematics and layouts are shown in Figure 5 and Figure 6.


Figure 5: Evaluation Board Schematic

## FAN4272 Evaluation Board Layout

KOTA LAYER1 SLLK


Figure 6a: KEB006 (top side)


Figure 6b: KEB006 (bottom side)

S93YA」 ATOX


Figure 6d: KEB010 (bottom side)

## FAN4272 Package Dimensions

## SOIC



| SOIC-8 |  |  |
| :---: | :---: | :---: |
| SYMBOL | MIN | MAX |
| A1 | 0.10 | 0.25 |
| B | 0.36 | 0.46 |
| C | 0.19 | 0.25 |
| D | 4.80 | 4.98 |
| E | 3.81 | 3.99 |
| e | 1.27 BSC |  |
| H | 5.80 | 6.20 |
| h | 0.25 | 0.50 |
| L | 0.41 | 1.27 |
| A | 1.52 | 1.72 |
|  | $0^{\circ}$ | $8^{\circ}$ |
| ZD | 0.53 ref |  |
| A2 | 1.37 | 1.57 |

NOTE:


1. All dimensions are in millimeters
2. Lead coplanarity should be 0 to 0.10 mm (.004") max
3. Package surface finishing:
(2.1) Top: matte (charmilles \#18~30).
(2.2) All sides: matte (charmilles \#18~30).
(2.3) Bottom: smooth or matte (charmilles \#18~30).
4. All dimensions excluding mold flashes and end flash from the package body shall not exceed $0.152 \mathrm{~mm}(.006)$ per side(d).

MSOP


NOTE:
1 All dimensions are in millimeters (angle in degrees), unless otherwise specified.

| MSOP-8 |  |  |
| :---: | :---: | :---: |
| SYMBOL | MIN | MAX |
| A | 1.10 | - |
| A1 | 0.10 | $\pm 0.05$ |
| A2 | 0.86 | $\pm 0.08$ |
| D | 3.00 | $\pm 0.10$ |
| D2 | 2.95 | $\pm 0.10$ |
| E | 4.90 | $\pm 0.15$ |
| E1 | 3.00 | $\pm 0.10$ |
| E2 | 2.95 | $\pm 0.10$ |
| E3 | 0.51 | $\pm 0.13$ |
| E4 | 0.51 | $\pm 0.13$ |
| R | 0.15 | $+0.15 /-0.06$ |
| R1 | 0.15 | $+0.15 /-0.06$ |
| t1 | 0.31 | $\pm 0.08$ |
| t2 | 0.41 | $\pm 0.08$ |
| b | 0.33 | $+0.07 /-0.08$ |
| b1 | 0.30 | $\pm 0.05$ |
| c | 0.18 | $\pm 0.05$ |
| c1 | 0.15 | $+0.03 /-0.02$ |
| 01 | $3.0^{\circ}$ | $\pm 3.0^{\circ}$ |
| 02 | $12.0^{\circ}$ | $\pm 3.0^{\circ}$ |
| 03 | $12.0^{\circ}$ | $\pm 3.0^{\circ}$ |
| L | 0.55 | $\pm 0.15$ |
| L1 | 0.95 BSC | - |
| aaa | 0.10 | - |
| bbb | 0.08 | - |
| ccc | 0.25 | - |
| e | 0.65 BSC | - |
| S | 0.525 BSC | - |
| P3 |  |  |

2 Datums $-\mathrm{B}-$ and $-\mathrm{C}-$ to be determined at datum plane $-\mathrm{H}-$.
3. Dimensions "D" and "E1" are to be determined at datum $-\mathrm{H}-$.

4 Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package.
5 Cross sections A - A to be determined at 0.13 to 0.25 mm from the leadtip.
6 Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs.
7 Dimension "E1" and "E2" does not include interlead flash or protrusion.

## Ordering Information

| Model | Part Number | Package | Container | Pack Qty |
| :--- | :---: | :---: | :---: | :---: |
| FAN4272 | FAN4272AM8X | SOIC-8 | Reel | 2500 |
| FAN4272 | FAN4272AMU8X | MSOP-8 | Reel | 3000 |

Temperature range for all parts: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

[^0] LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[^0]:    DISCLAIMER
    FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICES TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY

