#### June 1989 Revised November 1999

# DM93L14 Quad Latch

## FAIRCHILD

SEMICONDUCTOR

# DM93L14 Quad Latch

#### **General Description**

The DM93L14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.


#### Features

- Can be used as single input D latches or set/reset latches
- Active low enable gate input
- Overriding master reset


#### **Ordering Code:**

Order Number	Package Number	Package Description
DM93L14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

# Logic Symbol



#### **Connection Diagram**



V<sub>CC</sub> = Pin 16 GND = Pin 8

## **Pin Descriptions**

Pin Names	Description		
Ē	Enable Input (Active LOW)		
D0 – D3	Data Inputs		
$\overline{S}0 - \overline{S}3$	Set Inputs (Active LOW)		
MR	Master Reset Input (Active LOW)		
Q0 – Q3	Latch Outputs		

#### © 1999 Fairchild Semiconductor Corporation DS009612

www.fairchildsemi.com

#### **Functional Description**

The DM93L14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the  $S_n$  and  $D_n$  inputs. the Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH—For D-type operation the  $\overline{S}$  input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the  $\overline{S}$  input if the D input is HIGH. If both  $\overline{S}$  and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

#### **Truth Table**


MR	Ē	D	s	Q <sub>n</sub>	Operation
Н	L	L	L	L	D Mode
н	L	н	L	L	
н	Н	Х	Х	Q <sub>n-1</sub>	
Н	L	L	L	L	R/S Mode
н	L	н	L	н	
н	L	L	н	L	
н	L	н	н	Q <sub>n-1</sub>	
н	Н	Х	Х	Q <sub>n-1</sub> Q <sub>n-1</sub>	
L	Х	Х	Х	L	RESET

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Q<sub>n-1</sub> = Previous Output State

Q<sub>n</sub> = Present Output State



www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation.

# DM93L14

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
VIH	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.7	V
I <sub>OH</sub>	HIGH Level Output Voltage			-400	μΑ
IOL	LOW Level Output Current			4.8	mA
Т <sub>А</sub>	Free Air Operating Temperature	-55		125	°C
t <sub>S</sub> (H)	Setup Time HIGH or LOW	10			
t <sub>S</sub> (L)	D <sub>n</sub> to E	20			ns
t <sub>H</sub> (H)	Hold Time HIGH or LOW	0			ns
t <sub>H</sub> (L)	D <sub>n</sub> to E	10			115
t <sub>S</sub> (H)	Setup time HIGH, $D_n$ to $\overline{S}_n$	15			ns
t <sub>H</sub> (L)	Hold time LOW, $D_n$ to $\overline{S}_n$	5			ns
t <sub>W</sub> (L)	E Pulse Width LOW	30			ns
t <sub>W</sub> (L)	MR Pulse Width LOW	25			ns
t <sub>REC</sub>	Recovery time, MR to E	5			ns

www.fairchildsemi.com

# **Electrical Characteristics**

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 mA$				-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	V
I <sub>I</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	μA
			D <sub>n</sub>			30	
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μΑ
			D <sub>n</sub>			-600	
los	Short Circuit	V <sub>CC</sub> = Max	V <sub>CC</sub> = Max			-25	mA
	Output Current	Output Current (Note 3)		-2.5		-20	- MA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 4)				16.5	mA

Note 2: All typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4:  $I_{CC}$  is measured with all outputs open and all inputs grounded.

#### **Switching Characteristics**

 $V_{CC}$  = +5.0V,  $T_{A}$  = +25°C (See Waveforms and Load Configurations)

Symbol	Parameter	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay		45	
t <sub>PHL</sub>	E to Q <sub>n</sub>		36	ns
t <sub>PLH</sub>	Propagation Delay		30	ns
t <sub>PHL</sub>	D <sub>n</sub> to Q <sub>n</sub>		30	115
t <sub>PLH</sub>	Propagation Delay, $\overline{MR}$ to $Q_n$		30	ns
t <sub>PHL</sub>	Propagation Delay, $\overline{S}_n$ to $Q_n$		33	ns



www.fairchildsemi.com

DM93L14 Quad Latch