August 1986 Revised March 2000 DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

FAIRCHILD

SEMICONDUCTOR

This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.

Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs HIGH inhibits clocking, and holding either clock input LOW with the load input HIGH enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is HIGH. Parallel loading is inhibited as long as the load input is HIGH. Data at the parallel inputs are loaded directly into the register on a HIGH-to-LOW transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features


- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74LS165M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS165WM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS165N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs					Internal		
Shift/	Clock	Clock	Serial	Parallel	Outputs		Output
Load	Inhibit			АН	Q _A	Q_B	Q _H
L	Х	Х	Х	ah	а	b	h
Н	L	L	Х	Х	Q_{A0}	Q_{B0}	Q _{H0}
Н	L	\uparrow	н	Х	н	Q_{An}	Q _{Gn}
Н	L	\uparrow	L	Х	L	Q_{An}	Q _{Gn}
Н	Н	Х	Х	Х	Q_{A0}	Q_{B0}	Q_{H0}


H = HIGH Level (steady state) L = LOW Level (steady state)

X = Don't Care (any input, including transitions) $\uparrow = Transition from LOW-to-HIGH level$

a...h = The level of steady-state input at inputs A through H, respectively. ${\rm Q}_{A0},\,{\rm Q}_{B0},\,{\rm Q}_{H0}$ = The level of ${\rm Q}_A,\,{\rm Q}_B,\,{\rm or}\;{\rm Q}_H,$ respectively, before the

indicated steady-state input conditions were established. $Q_{An}, Q_{Gn} =$ The level of Q_A or Q_G , respectively, before the most recent

↑ transition of the clock.



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS165

Recommended Operating Conditions

/ _{CC}	Parameter		Min	Nom	Max	Units
° CC	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current				-0.4	mA
I _{OL}	LOW Level Output Curren	t			8	mA
f _{CLK}	Clock Frequency (Note 2)		0		25	MHz
f _{CLK}	Clock Frequency (Note 3)		0		20	MHz
t _W	Pulse Width	Clock	25			ns
	(Note 3)	Load	15			115
t _{SU}	Setup Time	Parallel	10			
	(Note 4)	Serial	20			ns
		Enable	30			115
		Shift	45			
t _H	Hold Time (Note 4)		0			ns
T _A	Free Air Operating Tempe	ature	0		70	°C

Symbol	Parameter	Conditions		Min	(Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$				-1.5	V
V _{OH}	HIGH Level	$V_{CC} = Min, I_{OH} = Max$		2.7	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v
V _{OL}	LOW Level	_OW Level V _{CC} = Min, I _{OL} = Max				0.4	
Output Voltage	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	İ
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Shift/Load			0.3	mA
	Input Voltage		Others			0.1	
I _{IH} HIGH Level	HIGH Level	V _{CC} = Max	Shift/Load			60	μA
	Input Current	$V_{I} = 2.7V$	Others			20	μΑ
I	LOW Level V _{CC} = Max Shift/Load			-1.2	mA		
	Input Current	$V_I = 0.4V$	Others			-0.4	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 6)		-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 7)			21	36	mA

Note 5: All typicals are at V_{CC} = 5V, T_A = 25° C.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 7: With all outputs OPEN, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, I_{CC} is measured first with the parallel inputs at 4.5V, then again grounded.

ŝ
ဖ
<u> </u>
S
4
Ň
5
-

Switching Characteristics


Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		$\mathbf{R}_{\mathbf{L}} = 2 \ \mathbf{k} \Omega, \ \mathbf{C}_{\mathbf{L}} = 50 \ \mathbf{pF}$		Units
			Min	Max	Min	Max	Units
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Load to Any Q		35		37	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Load to Any Q		35		42	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q		40		42	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q		40		47	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	H to Q _H		25		27	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	H to Q _H		30		37	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	H to \overline{Q}_{H}		30		32	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	H to \overline{Q}_{H}		25		32	ns

www.fairchildsemi.com



DM74LS165

www.fairchildsemi.com



www.fairchildsemi.com

www.fairchildsemi.com

user.