

August 1986 Revised April 2000

DM74LS161A • DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The DM74LS161A and DM74LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the DM74LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW, regardless of the levels of clock, load, or enable inputs. The clear function for the DM74LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be HIGH to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_{A} output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.

These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.


Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74LS161AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS161AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS163AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS163AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.




Parameter Measurement Information

Switching Time Waveforms CLOCK (MEASURE AT t_{N+2}) OUTPUT t_{PLH} (MEASURE AT t_{N+2}) (MEASURE AT tN+4) OUTPUT t_{PHL} (MEASURE AT t_{N+8}) t_{PLH} (MEASURE AT t_{N+4}) OUTPUT a_c t_{PLH} (MEASURE AT t_{N+8}) (MEASURE AT t_{N+10} OR t_{N+16}) (NOTE B) OUTPUT (MEASURE AT t_{N+10} OR t_{N+16}) (NOTE B) RIPPLE CARRY OUTPUT

The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT}\approx50\Omega,$ $t_{R}\leq$ 10 ns, $t_{F}\leq$ 10 ns.

Vary PRR to measure f_{MAX}

Outputs Q_D and carry are tested at t_{N+16} where t_N is the bit time when all outputs are LOW.




The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx$ 500, $t_R \leq$ 6 ns, $t_F \leq$ 6 ns. Vary PRR to measure f_{MAX} .

Enable P and enable T setup times are measured at t_{N+0} .

 $V_{REF} = 1.3V.$





Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage 7V

Operating Free Air Temperature Range 0° C to +70 $^{\circ}$ C Storage Temperature Range -65° C to +150 $^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS161A Recommended Operating Conditions

Symbol	F	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Inpu	t Voltage	2			V
V _{IL}	LOW Level Input	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Outp	out Current			-0.4	mA
I _{OL}	LOW Level Outp	ut Current			8	mA
f _{CLK}	Clock Frequency	(Note 2)	0		25	MHz
	Clock Frequency	(Note 3)	0		20	MHz
t _W	Pulse Width	Clock	20	6		ns
	(Note 2)	Clear	20	9		115
	Pulse Width	Clock	25			no
	(Note 3)	Clear	25			ns
t _{SU}	Setup Time	Data	20	8		
	(Note 2)	Enable P	25	17		ns
		Load	25	15		1
	Setup Time	Data	20			
	(Note 3)	Enable P	30			ns
		Load	30			1
t _H	Hold Time	Data	0	-3		ns
	(Note 2)	Others	0	-3		115
	Hold Time	Data	5			ns
	(Note 3)	Others	5			115
t _{REL}	Clear Release Ti	me (Note 2)	20			ns
	Clear Release Ti	Clear Release Time (Note 3)				ns
T _A	Free Air Operatir	g Temperature	0		70	°C

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5.5$ V.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^{\circ}C$ and $V_{CC} = 5.5V$.

DM74LS161A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	V _{CC} = Min, I _{OH} = Max		3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.35	0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.55	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	
	Input Voltage	out Voltage V _I = 7V Clock			0.2	mA	
			Load			0.2	·
			Others			0.1	
I _{IH}	HIGH Level	V _{CC} = Max	Enable T			40	
	Input Current	$V_1 = 2.7V$	Clock			40	
			Load			40	μΑ
			Others			20	
I _{IL}	LOW Level	V _{CC} = Max	Enable T			-0.8	
	Input Current	$V_{I} = 0.4V$	Clock			-0.8	mA
			Load			-0.8	
			Others			-0.4	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 5)		-20		-100	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 6)	•		18	31	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 7)			19	32	mA
Note 4: All to	voicals are at $V_{CO} = 5V$, $T_A = 25^{\circ}C$.			•		1	

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CCH} is measured with the load HIGH, then again with the load LOW, with all other inputs HIGH and all outputs OPEN.

Note 7: I_{CCL} is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs OPEN.

DM74LS161A Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol		From (Input)					
	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	Ì
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time	Clock to		25			
	LOW-to-HIGH Level Output	Ripple Carry				30	ns
t _{PHL}	Propagation Delay Time	Clock to	1	30		38	
	HIGH-to-LOW Level Output	Ripple Carry		30	38	36	ns
t _{PLH}	Propagation Delay Time	Clock to Any Q		22	22	27	ns
	LOW-to-HIGH Level Output	(Load HIGH)		22		21	115
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns
	HIGH-to-LOW Level Output	(Load HIGH)					115
t _{PLH}	Propagation Delay Time	Clock to Any Q		24	30	30	ns
	LOW-to-HIGH Level Output	(Load LOW)				30	115
t _{PHL}	Propagation Delay Time	Clock to Any Q		27	27	38	ns
	HIGH-to-LOW Level Output	(Load LOW)		21			ns
t _{PLH}	Propagation Delay Time	Enable T to		14	14	27	ns
	LOW-to-HIGH Level Output	Ripple Carry		14		21	115
t _{PHL}	Propagation Delay Time	Enable T to		15		27	ns
	HIGH-to-LOW Level Output	Ripple Carry			13	21	ns
t _{PHL}	Propagation Delay Time	Clear to		28	20	45	ns
	HIGH-to-LOW Level Output	Any Q		28		40	115

Symbol	Param	eter	Min	Nom	Max	Units	
/ _{cc}	Supply Voltage		4.75	5	5.25	V	
/ _{IH}	HIGH Level Input Voltage		2			V	
/ _{IL}	LOW Level Input Voltage				0.8	V	
OH	HIGH Level Output Currer	nt			-0.4	mA	
OL	LOW Level Output Curren	t			8	mA	
CLK	Clock Frequency (Note 8)		0		25	MHz	
	Clock Frequency (Note 9)		0		20	MHz	
w	Pulse Width	Clock	20	6			
	(Note 8)	Clear	20	9		ns	
	Pulse Width	Clock	25				
	(Note 9)	Clear	25			ns	
SU	Setup Time	Data	20	8		ns	
	(Note 8)	Enable P	25	17			
		Load	25	15			
	Setup Time	Data	20				
	(Note 9)	Enable P	30			ns	
		Load	30			1	
Н	Hold Time	Data	0	-3		ns	
	(Note 8)	Others	0	-3		115	
	Hold Time	Data	5				
	(Note 9)	(Note 9) Others				ns	
REL	Clear Release Time (Note	8)	20			ns	
	Clear Release Time (Note 9)		25			ns	
Γ _A	Free Air Operating Tempe	rature	0		70	°C	

Note 8: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$. Note 9: $C_L = 50 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5\text{V}$.

DM74LS163A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 10)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.7	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.1	5.4		v
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max	_{CC} = Min, I _{OL} = Max			0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
I _I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	mA
	Input Voltage	$V_I = 7V$	Clock, Clear			0.2	
			Load			0.2	IIIA
			Others			0.1	Ī
I _{IH}	HIGH Level	V _{CC} = Max	Enable T			40	
	Input Current	$V_I = 2.7V$	Load			40	^
			Clock, Clear			40	μΑ
			Others			20	
I _{IL}	LOW Level	V _{CC} = Max	Enable T			-0.8	
	Input Current	$V_I = 0.4V$	Clock, Clear			-0.8	mA
			Load			-0.8	IIIA
			Others			-0.4	†
Ios	Short Circuit Output Current	V _{CC} = Max (Note 11)		-20		-100	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 12)	•		18	31	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 13)			18	32	mA

Note 10: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 11: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 12: I_{CCH} is measured with the load HIGH, then again with the load LOW, with all other inputs HIGH and all outputs OPEN.


Note 13: I_{CCL} is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs OPEN.


DM74LS163A Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

	Parameter	From (Input)		$R_L = 2 k\Omega$				
Symbol		To (Output)	C _L = 15 pF		C _L = 50 pF		Units	
			Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		25		20		MHz	
t _{PLH}	Propagation Delay Time	Clock to		25		30	ns	
	LOW-to-HIGH Level Output	Ripple Carry		23		30	115	
t _{PHL}	Propagation Delay Time	Clock to		30		38	20	
	HIGH-to-LOW Level Output	Ripple Carry		30		38	ns	
t _{PLH}	Propagation Delay Time	Clock to Any Q		22	22	27	ns	
	LOW-to-HIGH Level Output	(Load HIGH)		22			115	
t _{PHL}	Propagation Delay Time	Clock to Any Q		27		38	ns	
	HIGH-to-LOW Level Output	(Load HIGH)				30	115	
t _{PLH}	Propagation Delay Time	Clock to Any Q		24	30	20	ns	
	LOW-to-HIGH Level Output	(Load LOW)		24		30	115	
t _{PHL}	Propagation Delay Time	Clock to Any Q		27	20	38	ns	
	HIGH-to-LOW Level Output	(Load LOW)			38	115		
t _{PLH}	Propagation Delay Time	Enable T to		1.1	14 27	07	ns	
	LOW-to-HIGH Level Output	Ripple Carry		14		21	115	
t _{PHL}	Propagation Delay Time	Enable T to		15	07	27		
	HIGH-to-LOW Level Output	Ripple Carry	15	10	21	ns		
t _{PHL}	Propagation Delay Time	Clear to Any Q		20	00	45	20	
	HIGH-to-LOW Level Output	(Note 14)		28			ns	


Note 14: The propagation delay clear to output is measured from the clock input transition.





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com