November 1999 Revised May 2000 74LVTH646 Low Voltage Octal Transceiver/Register with 3-STATE Outputs

## FAIRCHILD

SEMICONDUCTOR

## 74LVTH646 Low Voltage Octal Transceiver/Register with 3-STATE Outputs

#### **General Description**

The LVTH646 consists of registered bus transceiver circuits, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). (See Functional Description)

The LVTH646 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The bus transceivers are designed for low-voltage (3.3V)  $V_{\rm CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH646 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.


#### Features

- $\blacksquare$  Input and output interface capability to systems at 5V  $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 646
- Latch-up performance exceeds 500 mA

#### **Ordering Code:**

Order Number	Package Number	Package Description
74LVTH646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH646MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending letter suffix "X" to the ordering code.



# 74LVTH646

Connection Diagram								
CPAB — SAB — DIR — Ag — A <sub>3</sub> — A <sub>4</sub> — A <sub>5</sub> — A <sub>6</sub> — A <sub>7</sub> — GND —	1 2 3 4 5 5 6 7 8 9 10 11 12	24 23 22 21 19 18 17 16 15 14 13	$- V_{CC}$ - CPBA - SBA $- \overline{OE}$ $- B_0$ $- B_1$ $- B_2$ $- B_3$ $- B_4$ $- B_5$ $- B_6$ $- B_7$					

#### **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Register A Inputs
	Data Register A Outputs
B <sub>0</sub> –B <sub>7</sub>	Data Register B Inputs
	Data Register B Outputs
СРАВ, СРВА	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
OE	Output Enable Input
DIR	Direction Control Input

#### **Truth Table**


(Note 1)

		Inp	uts			Data I/O		Function
OE	DIR	CPAB	СРВА	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> –B <sub>7</sub>	Function
Н	Х	H or L	H or L	Х	Х			Isolation
Н	Х	~	Х	Х	Х	Input	Input	Clock A <sub>n</sub> Data into A Register
н	Х	Х	~	Х	Х			Clock B <sub>n</sub> Data into B Register
L	Н	Х	Х	L	Х			A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)
L	Н	~	Х	L	Х	Input Output		Clock A <sub>n</sub> Data into A Register
L	н	H or L	Х	н	Х			A Register to B <sub>n</sub> (Stored Mode)
L	н	~	Х	н	Х			Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode)
L	L	Х	~	Х	L	Output	lanut	Clock B <sub>n</sub> Data into B Register
L	L	х	H or L	Х	н	Output Input		B Register to A <sub>n</sub> (Stored Mode)
L	L	Х	~	Х	Н			Clock $B_n$ Data into B Register and Output to $A_n$

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial  $\checkmark$  = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

#### Logic Diagram





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time. The examples below demonstrate the four fundamental busmanagement functions that can be performed.

The direction control (DIR) determines which bus will receive data when  $\overline{OE}$  is LOW. In the isolation mode ( $\overline{OE}$  HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.





74LVTH646

# 74LVTH646

#### Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
′cc	Supply Voltage	-0.5 to +4.6		V
/1	DC Input Voltage	-0.5 to +7.0		V
/o	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V
IK	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
ОК	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
0	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	IIIA
сс	DC Supply Current per Supply Pin	±64		mA
GND	DC Ground Current per Ground Pin	±128		mA
Г <sub>STG</sub>	Storage Temperature	-65 to +150		°C

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH Level Output Current		-32	mA
I <sub>OL</sub>	LOW Level Output Current		64	IIIA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

	Parameter		V <sub>CC</sub>	T <sub>A</sub> =-40°C	T <sub>A</sub> =-40°C to +85°C		
Symbol			(V)	Min	Max	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA
VIH	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2		V	I <sub>OH</sub> = -100 μA
			2.7	2.4		V	I <sub>OH</sub> = -8 mA
		3.0	2.0		V	I <sub>OH</sub> = -32 mA	
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2	V	I <sub>OL</sub> = 100 μA
			2.7		0.5	V	I <sub>OL</sub> = 24 mA
			3.0		0.4	V	I <sub>OL</sub> = 16 mA
			3.0		0.5	V	I <sub>OL</sub> = 32 mA
		3.0		0.55	V	I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	HOLD) Bushold Input Minimum Drive		3.0	75		μA	$V_{I} = 0.8V$
				-75		μA	$V_{I} = 2.0V$
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		3.0	500		μA	(Note 4)
				-500		μA	(Note 5)
l <sub>l</sub>	Input Current		3.6		10	μA	$V_{I} = 5.5V$
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μA	$V_I = 0V$
					1	μΑ	$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μΑ	$0V \le V_1 \text{ or } V_0 \le 5.5V$
I <sub>PU/PD</sub>	Power up/down 3-STATE Output Current		0–1.5V		±100	μΑ	$V_O = 0.5V$ to 3.0V $V_I = GND$ or $V_{CC}$
IOZL	3-STATE Output Leakage Curre	nt	3.6		-5	μA	$V_{\Omega} = 0.0V$
I <sub>OZH</sub>	3-STATE Output Leakage Curre	nt	3.6		5	μA	V <sub>0</sub> = 3.6V
I <sub>OZH</sub> +	3-STATE Output Leakage Curre	nt	3.6		10	μA	$V_{CC} < V_O \le 5.5V$
ICCH	Power Supply Current		3.6		0.19	mA	Outputs HIGH
ICCL	Power Supply Current		3.6		5	mA	Outputs LOW
I <sub>CCZ</sub>	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I <sub>CCZ</sub> +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$
							Outputs Disabled
ΔI <sub>CC</sub>	Increase in Power Supply Curre	nt	3.6		0.2	mA	One Input at $V_{CC} - 0.6V$ Other Inputs at $V_{CC}$ or GNE

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

## Dynamic Switching Characteristics (Note 7)

Symbol	Parameter	$V_{CC}$ $T_A = 25^{\circ}C$				Units	Conditions	
Symbol		(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 8)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.



74LVTH646

74LVTH646

### **AC Electrical Characteristics**

			T <sub>A</sub> = -40°C	C to +85°C			
Symbol	Parameter	$\mathbf{C_L}=50~\mathbf{pF},~\mathbf{R_L}=500\Omega$					
Gymbol	i arameter	$V_{CC} = 3.$	$3V \pm 0.3V$	$V_{CC} = 2.7V$		Units	
		Min	Max	Min	Max	1	
f <sub>MAX</sub>	Maximum Clock Frequency	150		150		MHz	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.8	5.7	1.8	6.3		
t <sub>PHL</sub>	Clock to A or B	1.8	5.0	1.8	5.6	ns	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.3	4.6	1.3	5.0	ns	
t <sub>PHL</sub>	Data to A or B	1.3	4.6	1.3	5.3	115	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.5	5.5	1.5	6.5	ns	
t <sub>PHL</sub>	SBA or SAB to A or B	1.5	5.5	1.5	6.3	115	
t <sub>PZH</sub>	Output Enable Time	1.1	5.7	1.1	6.8	ns	
t <sub>PZL</sub>	OE to A or B	1.1	6.3	1.1	1.1 7.3		
t <sub>PHZ</sub>	Output Disable Time	1.9	5.7	2.3	6.1	ns	
t <sub>PLZ</sub>	OE to A or B	1.6	5.5	2.3	5.9	115	
t <sub>PZH</sub>	Output Enable Time	1.3	6.1	1.3	6.7	ns	
t <sub>PZL</sub>	DIR to A or B	1.3	6.7	1.3	7.7	115	
t <sub>PHZ</sub>	Output Disable Time	1.5	6.2	1.5	7.1	ns	
t <sub>PLZ</sub>	DIR to A or B	1.5	5.6	1.5	6.3	115	
t <sub>W</sub>	Pulse Duration Clock HIGH or LOW	3.3		3.3		ns	
t <sub>S</sub>	Setup Time A or B Before Clock, Data HIGH	1.2		1.5			
	A or B Before Clock, Data LOW	1.6		2.2		ns	
t <sub>H</sub>	Hold Time A or B after Clock	0.8		0.8		ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 9)		1.0		1.0	ns	
t <sub>OSLH</sub>			1.0		1.0	ns	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

#### Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	8	pF
Note 10: Co	positopoo is massured at frequency f - 1 MHz, por	MIL STD 992P Method 2012		

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.

