FAIRCHILD

SEMICONDUCTOR

# 74LVT373 • 74LVTH373 Low Voltage Octal Transparent Latch with 3-STATE Outputs

#### **General Description**

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH, the bus output is in a high impedance state.

The LVTH373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal latches are designed for low-voltage (3.3V) V<sub>CC</sub> applications, but with the capability to provide a TTL interface to a 5V environment. The LVT373 and LVTH373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

- **Features** Input and output interface capability to systems at
- $5VV_{CC}$ Bushold data inputs eliminate the need for external pull-
- up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373).

September 1999


Revised October 1999


- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 373

## **Ordering Code:**

Order Number	Package Number	Package Description
74LVT373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

#### Logic Symbols





© 1999 Fairchild Semiconductor Corporation DS012015

Connection [	Diagram	
0E	1 2 3 4 5 6 7	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
D <sub>3</sub> O <sub>3</sub> GND	8 9 10	$13 - D_4$ $12 - O_4$ $11 - LE$
GND		

### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Latch Outputs

#### **Truth Table**

	Outputs		
LE	OE	D <sub>n</sub>	On
Х	н	Х	Z
н	L	L	L
н	L	н	н
L	L	х	O <sub>0</sub>

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

X = Immaterial


 $O_0$  = Previous  $O_0$  before HIGH-to-LOW transition of Latch Enable

### **Functional Description**

The LVT373 and LVTH373 contain eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time precedent.

# ing the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable $(\overline{OE})$ input. When $\overline{OE}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{OE}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>ОК</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	mA
Icc	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH Level Output Current		-32	mA
I <sub>OL</sub>	LOW Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Symbol				$T_A = -40^{\circ}C$ to $+85^{\circ}C$					
	Parameter		V <sub>CC</sub> (V)	Min	Typ (Note 3)	Max	Units	Conditions	
V <sub>IK</sub>	Input Clamp Diode Volta	age	2.7			-1.2	V	I <sub>I</sub> = -18 mA	
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0			v	$V_0 \le 0.1V$ or	
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6			0.8	v	$V_O \ge V_{CC} - 0.1V$	
V <sub>OH</sub>	Output HIGH Voltage		2.7–3.6	V <sub>CC</sub> - 0.2			V	I <sub>OH</sub> = -100 μA	
			2.7	2.4			V	I <sub>OH</sub> = -8 mA	
			3.0	2.0			V	I <sub>OH</sub> = -32 mA	
V <sub>OL</sub>	Output LOW Voltage		2.7			0.2	V	I <sub>OL</sub> = 100 μA	
			2.7			0.5	V	I <sub>OL</sub> = 24 mA	
			3.0			0.4	V	I <sub>OL</sub> = 16 mA	
			3.0			0.5	V	I <sub>OL</sub> = 32 mA	
			3.0			0.55	V	I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75			μA	$V_{I} = 0.8V$	
(Note 4)				-75			μA	V <sub>1</sub> = 2.0V	
I <sub>I(OD)</sub>	Bushold Input Over-Driv		3.0	500			μΑ	(Note 5)	
(Note 4)	Current to Change State			-500			μΑ	(Note 6)	
I <sub>I</sub>	Input Current		3.6			10	μΑ	$V_{I} = 5.5V$	
		Control Pins	3.6			±1	μΑ	$V_I = 0V \text{ or } V_{CC}$	
		Data Pins	3.6			-5	μΑ	$V_I = 0V$	
						1	μΑ	$V_I = V_{CC}$	
I <sub>OFF</sub>	Power Off Leakage Cur	rent	0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$	
I <sub>PU/PD</sub>	Power up/down 3-STAT	E	0–1.5V			±100	μA	$V_{O} = 0.5V$ to 3.0V	
	Output Current							$V_I = GND \text{ or } V_{CC}$	
I <sub>OZL</sub>	3-STATE Output Leaka	ge Current	3.6			-5	μΑ	V <sub>O</sub> = 0.5V	
I <sub>OZH</sub>	3-STATE Output Leakag	ge Current	3.6			5	μΑ	V <sub>O</sub> = 3.0V	
I <sub>OZH</sub> +	3-STATE Output Leakage	ge Current	3.6			10	μΑ	$V_{CC} < V_O \le 5.5 V$	
I <sub>CCH</sub>	Power Supply Current		3.6			0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current		3.6			5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current	_	3.6			0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current		3.6			0.19	mA	$V_{CC} \le V_O \le 5.5V$ , Outputs Disabled	

Note 3: All typical values are at V\_{CC} = 3.3V, T\_A = 25^{\circ}C.

Note 4: Applies to Bushold versions only (74LVTH373).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

# Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 25°C				Conditions C <sub>1</sub> = 50 pF	
		(V)	Min	Тур	Max	Units	$R_L = 50  \mu P$ $R_L = 500 \Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 9)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n–1 data inputs are driven 0V to 3V. Output under test held LOW.

# **AC Electrical Characteristics**

Symbol		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}, \text{ R}_{L} = 500\Omega$					
	Parameter		V <sub>CC</sub> = 3.3V ±0.3V			= 2.7V	Units
		Min	Typ (Note 10)	Max	Min	Max	-
t <sub>PHL</sub>	Propagation Delay	1.5		4.5	1.5	5.0	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	1.5		4.5	1.5	4.9	115
t <sub>PHL</sub>	Propagation Delay	1.7		4.6	1.7	4.9	
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.7		4.5	1.7	5.0	ns
t <sub>PZL</sub>	Output Enable Time	1.3		4.8	1.3	5.9	ns
t <sub>PZH</sub>		1.3		4.8	1.3	5.5	115
t <sub>PLZ</sub>	Output Disable Time	1.9		4.6	1.9	4.9	
t <sub>PHZ</sub>		1.9		4.6	1.9	4.9	ns
t <sub>W</sub>	LE Pulse Width	3.0			3.0		ns
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	1.1			1.0		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.4	1 1		1.4		ns


Note 10: All typical values are at V\_{CC} = 3.3V, T\_A = 25^{\circ}C.

# Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	3	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	5	pF


Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

74LVT373 • 74LVTH373



www.fairchildsemi.com

6



7