

October 1995 Revised June 1999

74LCX38

Low Voltage Quad 2-Input NAND Gate (Open Drain) with 5V Tolerant Inputs

General Description

The LCX38 contains four 2-input open drain NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LCX38 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 6.5 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- \pm 24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:


Human body model > 2000V Machine model > 150V

Ordering Code:


Order Number	Package Number	Package Description
74LCX38M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74LCX38SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX38MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
\overline{O}_n	Outputs

Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 2)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	$V_O > V_{CC}$	IIIA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage Ope	rating	2.0	3.6	V
	Data Ret	ention	1.5	3.6	V
V _I	Input Voltage		0	5.5	V
Vo	Output Voltage HIGH or LOW	State	0	V _{CC}	V
I _{OH} /I _{OL}	Output Current $V_{CC} = 3.0V -$	- 3.6V		±24	
	$V_{CC} = 2.7V - V_{CC} = 2.3V - V_{CC} = 2.3$	- 3.0V		±12	mA
	$V_{CC} = 2.3V -$	- 2.7V		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 1: The Absolute Maximum Ratings are those beyond which the safety of the device cannot be guaranteed. The device should not be operating at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units
Symbol		Conditions	(V)	Min	Max	
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.3 – 3.6		0.8	
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100\mu A$	2.3 – 3.6		0.2	
		I _{OL} = 8mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
I _{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	μА
		$3.6V \le V_I \le 5.5V$	2.3 – 3.6		±10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

AC Electrical Characteristics

		$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $R_L = 500 \Omega$						
Symbol	Parameter	V _{CC} = 3.3	3V ± 0.3V	V _{CC} =	= 2.7V	V _{CC} = 2.5	5V ± 0.2V	Units
Зуппон	Farameter	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
t _{PZL}	Propagation Delay Time	1.5	5.0	1.5	5.5	1.5	6.5	20
t _{PLZ}		1.5	5.0	1.5	5.5	1.5	6.0	ns
t _{OSHL}	Output to Output Skew		1.0					ns
toslh	(Note 4)		1.0					113

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{V, } V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC Loading and Waveforms Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$ V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2V$
t_{PZH}, t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




Propagation Delay, Pulse Width and $t_{\rm rec}$ Waveforms

Disable Times for Logic

t_{PHZ} | →



3-STATE Output Low Enable and **Disable Times for Logic**



Setup Time, Hold Time and Recovery Time for Logic





FIGURE 2. Waveforms (Input Pulse Characteristics; f=1MHz, $t_r=t_f=3ns$)


	V _{CC}				
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$		
V_{mi}	1.5V	1.5V	V _{CC} /2		
V_{mo}	1.5V	1.5V	V _{CC} /2		
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V		
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V		

OUTPUT CONTROL

DATA

OUT





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 -A-0.43 TYP 7.72 6.4 4.4±0.1 -B-3.2 0.2 C B A LAND PATTERN RECOMMENDATION PIN #1 IDENT SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX 0.1 C 0.09-0.20 -C-0.10±0.05 - 0.30 -12.00°TDP & BOTTOM ⊕ 0.13M A BS 0S R0.16 R0.31-GAGE PLANE NOTES: 0.25 0°-8 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB_ REF NOTE 6, DATED 7/93 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, la.6± a.1 SEATING PLANE AND TIE BAR EXTRUSIONS -1.00 DETAIL A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com