

October 1989 Revised August 2000

100343

Low Power 8-Bit Latch

General Description

The 100343 contains eight D-type latches, individual inputs, (D_n) , outputs (Q_n) , a common enable pin (\overline{E}) , and a latch enable pin (\overline{LE}) . A Q output follows its D input when both \overline{E} and \overline{LE} are LOW. When either \overline{E} or \overline{LE} (or both) are HIGH, a latch stores the last valid data present on its D input prior to \overline{E} or \overline{LE} going HIGH.

The 100343 outputs are designed to drive a 50 Ω termination resistor to -2.0V. All inputs have 50 k Ω pull-down registers

Features


- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range

Ordering Code:

Order Number	Package Number	Package Description
100343PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100343QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100343QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
D ₀ –D ₇	Enable Input
LE	Latch Enable Input
${\bf Q}_0{\bf -Q}_7$ NC	Data Inputs
NC	No Connect

28-Pin PLCC




Truth Table

	Inputs	Outputs				
D _n	Ē	LE	Q _n			
L	L	L	L			
Н	L	L	Н			
Х	Н	X	Latched (Note 1)			
Х	Х	Н	Latched (Note 1)			

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

Note 1: Retains data present before either \overline{LE} or \overline{E} went HIGH

Logic Diagram



Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions

Case Temperature (T_C)

 $\begin{array}{lll} \mbox{Commercial} & 0 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Industrial} & -40 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Supply Voltage (V_{EE})} & -5.7 \mbox{V to } -4.2 \mbox{V} \end{array}$

Note 2: The "Absolute Maximum Ratings" re those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 4)

 $\rm V_{EE} = -4.2V$ to $-5.7V,~V_{CC} = V_{CCA} = GND,~T_{C} = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions			
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} = V _{IH} (Max)	Loading with		
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)	50Ω to −2.0V		
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min)	Loading with		
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max)	50Ω to –2.0V		
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs			
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs			
I _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)			
I _{IH}	Input HIGH Current			240	μΑ	V _{IN} = V _{IH} (Max)			
I _{EE}	Power Supply Current					Inputs Open			
		-95		-55	mA	$V_{EE} = -4.2V \text{ to } -4.8V$			
		-97		-55		$V_{EE} = -4.2V \text{ to } -5.7V$			

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

AC Electrical Characteristics

 $V_{\mbox{\footnotesize EE}} = -4.2 \mbox{\footnotesize V}$ to $-5.7 \mbox{\footnotesize V}, \mbox{\footnotesize $V_{\mbox{\footnotesize CC}} = V_{\mbox{\footnotesize CCA}} = \mbox{\footnotesize GND}$

Symbol	Parameter		$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		T _C = +85°C		Units	Conditions
			Min	Max	Min	Max	Min	Max	Onno	Conditions
t _{PLH}	Propagation Delay		0.80	2.00	0.80	2.00	0.80	2.20	ns	Figures 1, 2, 3
t _{PHL}	D _n to Output		0.60	2.00	0.60	2.00	0.60	2.20	115	(Note 5)
t _{PLH}	Propagation Delay		1.40	2.90	1.40	2.90	1.60	3.10	ns	Figures 1, 2, 3
t _{PHL}	LE, E to Output		1.40	2.90	1.40	2.90	1.00	3.10	115	(Note 5)
t _{TLH}	Transition Time		0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to	20%	0.43	2.00	0.43	2.00	0.43	2.00	115	rigules 1, 5
t _S	Setup Time	D ₀ –D ₇	1.0		1.0		1.1		ns	Figures 1, 4
t _H	Hold Time	D ₀ –D ₇	0.1		0.1		0.1		ns	Figures 1, 4
t _{PW} (H)	Pulse Width HIGH	LE, E	2.00		2.00		2.00		ns	Figures 1, 4

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Commercial Version (Continued) PLCC AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter		T _C =	0°C	T _C = -	+25°C	$T_C = +85^{\circ}C$		Units	0
Cynnbon			Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay		0.80	1.80	0.80	1.80	0.80	2.00	ns	Figures 1, 2, 3
t _{PHL}	D _n to Output		0.80	1.60	0.80	1.80	0.80	2.00	ns	(Note 6)
t _{PLH}	Propagation Delay		1.40	2.70	1.40	2.70	1.60	2.90	ns	Figures 1, 2, 3
t _{PHL}	LE, E to Output		1.40	2.70	1.40	2.70	1.00	2.90	115	(Note 6)
t _{TLH}	Transition Time		0.45	1.90	0.45	1.90	0.45	1.90	no	Figures 1, 3
t_{THL}	20% to 80%, 80% to 20%		0.45	1.90	0.45	1.90	0.45	1.90	ns	rigules 1, 3
t _S	Setup Time	D ₀ -D ₇	0.90		0.90		1.00		ns	Figures 1, 4
t _H	Hold Time	D ₀ –D ₇	0.0		0.0		0.0		ns	Figures 1, 4
t _{PW} (H)	Pulse Width HIGH	LE, E	2.00		2.00		2.00		ns	Figures 1, 4
toshl	Maximum Skew Com	mon Edge								PLCC Only
	Output-to-Output Vari	ation		340		340		340	ps	(Note 7)
	Data to Output Path									
t _{OSLH}	Maximum Skew Com	mon Edge								PLCC Only
	Output-to-Output Vari	ation		440		440		440	ps	(Note 7)
	Data to Output Path									
t _{OST}	Maximum Skew Oppo	osite Edge								PLCC Only
	Output-to-Output Vari	ation		480		480		480	ps	(Note 7)
	Data to Output Path									
t _{PS}	Maximum Skew									PLCC Only
	Pin (Signal) Transition	n Variation		300		300		300	ps	(Note 7)
	Data to Output Path									

Note 6: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Note 7: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Industrial Version

PLCC DC Electrical Characteristics (Note 8)

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_{C} = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions			
Cy201		Min	Max	Min	Max	Onno	Conditions			
V _{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V _{IN} = V _{IH (Max)} Loading with			
V _{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V _{IL (Min)} 50Ω to –2.0V			
V _{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH \text{ (Min)}}$ Loading with			
V _{OLC}	Output LOW Voltage		-1565		-1610	mV	or $V_{IL (Max)}$ 50 Ω to -2.0 V			
V _{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal			
							for All Inputs			
V _{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal			
							for All Inputs			
I _{IL}	Input LOW Current	0.50		0.50		μΑ	V _{IN} = V _{IL} (Min)			
I _{IH}	Input HIGH Current		240		240	μΑ	V _{IN} = V _{IH} (Max)			
I _{EE}	Power Supply Current						Inputs Open			
		-95	-50	-95	-55	mA	$V_{EE} = -4.2V \text{ to } -4.8V$			
		-97	-50	-97	-55		$V_{EE} = -4.2V \text{ to } -5.7V$			

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


PLCC AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter		$T_C = -40^{\circ}C$		T _C = +25°C		$T_C = +85^{\circ}C$		Units	Conditions
Cymbol			Min	Max	Min	Max	Min	Max	Onno	Conditions
t _{PLH}	Propagation Delay		0.80	1.00	0.80	1.80	0.80	2.00	no	Figures 1, 2, 3
t _{PHL}	D _n to Output		0.60	1.80	0.80	1.60	0.80	∠.00	ns	(Note 9)
t _{PLH}	Propagation Delay		1.40	2.70	1.40	2.70	1.60	2.90	ns	Figures 1, 2, 3
t _{PHL}	LE, E to Output		1.40	2.70	1.40	2.70	1.00	2.50	115	(Note 9)
t _{TLH}	Transition Time		0.40	2.50	0.45	1.90	0.45	1.90	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to	20%	0.40	2.50	0.43	1.50	0.43	1.50	115	rigules 1, 3
t _s	Setup Time	D ₀ –D ₇	0.60		0.90		1.00		ns	Figures 1, 4
t _H	Hold Time	D ₀ –D ₇	0.8		0.0		0.0		ns	Figures 1, 4
t _{pw} (H)	Pulse Width HIGH	LE, E	2.40		2.00		2.00		ns	Figures 1, 4

Note 9: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Test Circuitry



Note

- $\bullet \quad \text{ V}_{\text{CC}}, \text{ V}_{\text{CCA}} = +2\text{V}, \text{ V}_{\text{EE}} = -2.5\text{V}$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50Ω to GND
- $C_L = Fixture and stray capacitance \le 3 pF$

FIGURE 1. AC Test Circuit

Switching Waveforms




FIGURE 2. Propagation Delays




FIGURE 3. Propagation and Transition Times






FIGURE 4. Setup, Hold and Pulse Width Times



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com