

## SINGLE CHANNEL E1 LINE INTERFACE UNIT

APRIL 2001

REV. 1.0.7

### GENERAL DESCRIPTION

The XRT82D20 is a fully integrated, single channel, Line Interface Unit (Transceiver) for 75  $\Omega$  or 120  $\Omega$  E1 (2.048 Mbps) applications. The LIU consists of a receiver with adaptive data slicer for accurate data and clock recovery and a transmitter which accepts either single or dual-rail digital inputs for signal transmission to the line using a low-impedance differential line driver. The LIU also includes a crystal-less jitter attenuator for clock and data smoothing which, depending on system requirements, can be selected in either the transmit or receive path.

Coupling the XRT82D20 to the line requires transformers on both the Receiver and Transmitter sides, and supports both 120  $\Omega$  balanced and 75  $\Omega$  unbalanced interfaces. The receiver can be capacitive coupled to for cost reduction

### FEATURES


- Complete E1 (CEPT) line interface unit
- Generates transmit output pulses that are compliant with the ITU-T G.703 Pulse Template for 2.048Mbps (E1) rates
- On-Chip Pulse Shaping for both 75  $\Omega$  and 120  $\Omega$  Line Drivers

- Clock Recovery and Selectable Crystal-less Jitter attenuator
- Compliant with ETS300166 Return Loss
- Compliant with the ITU-T G.823 Jitter Tolerance Requirements
- Remote, Local and Digital Loop backs
- Declares and Clears LOS per ITU-T G.775
- Logic Inputs accept either 3.3V or 5.0V levels
- - 40°C to 85°C Temperature Range
- Low Power Dissipation; 145mW with 120  $\Omega$  or 160mW with 75  $\Omega$  typical
- +3.3V or +5V Supply Operation
- Pin Compatible with the XRT7288


### APPLICATIONS

- PDH Multiplexers
- SDH Multiplexers
- Digital Cross-Connect Systems
- DECT (Digital European Cordless Telephone) Base Stations
- CSU/DSU Equipment
- Test Equipment

FIGURE 1. BLOCK DIAGRAM OF THE XRT82D20



**FIGURE 2. PINOUT OF THE XRT82D20**



**ORDERING INFORMATION**

PART #	PACKAGE	OPERATING TEMPERATURE RANGE
XRT82D20IW	28 Lead 300 Mil Jedec SOJ	-40°C to + 85°C

## TABLE OF CONTENTS

<b>GENERAL DESCRIPTION .....</b>	<b>1</b>
FEATURES .....	1
APPLICATIONS .....	1
<i>Figure 1. Block Diagram of the XRT82D20 .....</i>	<i>1</i>
<i>Figure 2. Pinout of the XRT82D20 .....</i>	<i>2</i>
ORDERING INFORMATION .....	2
<b>PIN DESCRIPTIONS .....</b>	<b>3</b>
<i>Figure 3. Interface Timing Diagram in Both Single-Rail and Dual-Rail Mode, with DIGI (Pin 17) = "0" ..</i>	<i>5</i>
<i>Figure 4. Interface Timing Diagram in Dual-Rail Mode only, with DIGI (Pin 17) = "1" .....</i>	<i>6</i>
<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>7</b>
TABLE 1: RECEIVER CHARACTERISTICS .....	7
TABLE 2: TRANSMITTER CHARACTERISTICS .....	7
TABLE 3: 3.3V POWER CONSUMPTION INCLUDING LINE POWER DISSIPATION, TRANSMISSION AND RECEIVE PATHS ALL ACTIVE .....	7
TABLE 4: 5V POWER CONSUMPTION INCLUDING LINE POWER DISSIPATION, TRANSMISSION AND RECEIVE PATHS ALL ACTIVE .....	8
TABLE 5: AC ELECTRICAL CHARACTERISTICS .....	8
TABLE 6: DC ELECTRICAL CHARACTERISTICS .....	9
ABSOLUTE MAXIMUM RATINGS .....	9
<i>Figure 5. Receiver Maximum Jitter Tolerance, Test Conditions: Test Pattern 2<sup>15</sup>-1, (-6dB) Cable Loss ..</i>	<i>10</i>
<i>Figure 6. Receiver Jitter Transfer Function (Jitter Attenuator Disabled), Test Conditions: Test Pattern 2<sup>15</sup>-1, Input Jitter 0.5Ulp-p .....</i>	<i>11</i>
<i>Figure 7. Receiver Jitter Transfer Function (Jitter Attenuator enabled) Test Conditions: Test Pattern 2<sup>15</sup>-1, Input Jitter 75% of Maximum Jitter Tolerance .....</i>	<i>11</i>
<b>SYSTEM DESCRIPTION .....</b>	<b>12</b>
1.0 THE Receive Section .....	12
1.1 JITTER ATTENUATOR .....	12
1.2 THE TRANSMIT SECTION .....	12
<i>Figure 8. Illustration on how the XRT82D20 Samples the data on the TPOS and TNEG input pins ....</i>	<i>12</i>
1.3 THE PULSE SHAPING CIRCUIT .....	12
<i>Figure 9. Illustration of the ITU-T G.703 Pulse Template for E1 Application .....</i>	<i>13</i>
1.4 INTERFACING THE TRANSMIT SECTION OF THE XRT82D20 TO THE LINE .....	14
<i>Figure 10. Illustration of how to interface the XRT82D20 to the Line for 75 <math>\Omega</math> Applications and 3.3V operation only .....</i>	<i>14</i>
<i>Figure 11. Illustration of how to interface the XRT82D20 to the Line for 120 <math>\Omega</math> Applications and 3.3V operation only .....</i>	<i>15</i>
1.5 INTERFACING THE RECEIVE SECTION TO THE LINE .....	15
<i>Figure 12. Recommended Schematic for Transformer-Coupling the XRT82D20 to the Line for 75 <math>\Omega</math> Applications and 5 V operation only .....</i>	<i>16</i>
<i>Figure 13. Recommended Schematic for Transformer-Coupling the XRT82D20 to the Line for 120 <math>\Omega</math> Applications and 5 V operation only .....</i>	<i>17</i>
1.6 CAPACITIVELY-COUPLING THE RECEIVE SECTION(S) OF THE XRT82D20 TO THE LINE .....	18
<i>Figure 14. Capacitively-coupling the Receive Section for 75 <math>\Omega</math> Application and 3.3V supply .....</i>	<i>18</i>
<i>Figure 15. Capacitively-coupling the Receive Section for 120 <math>\Omega</math> Application and 3.3V supply .....</i>	<i>19</i>
<i>Figure 16. Capacitively-coupling the Receive Section for 75 <math>\Omega</math> Application and 5V supply .....</i>	<i>20</i>
<i>Figure 17. Capacitively-coupling the Receive Section for 120 <math>\Omega</math> Application and 5V supply .....</i>	<i>21</i>
2.0 Diagnostic Features .....	22
2.1 THE LOCAL LOOP-BACK MODE .....	22
<i>Figure 18. Illustration of the Analog Local Loop-Back within the XRT82D20 .....</i>	<i>22</i>
2.2 THE REMOTE LOOP BACK MODE .....	23
<i>Figure 19. Illustration of the Remote Loop-Back path, within the XRT82D20 .....</i>	<i>23</i>



---

PACKAGE OUTLINE DRAWING .....	24
REVISION HISTORY .....	25

## PIN DESCRIPTIONS


PIN #	SYMBOL	TYPE	DESCRIPTION
1	$\overline{\text{RLOS}}$	O	<b>Receiver Loss of Signal:</b> This pin toggles Low to indicate the loss of signal at the receive inputs.
2	$\overline{\text{ClkLOS}}$	O	<b>Receiver Loss of Clock:</b> With MuteRx=1, this pin will toggle low to indicate a loss of clock has occurred when the receive signal is lost (RLOS=0). When RLOS=0, no transitions occur on RClk, RPOS/RData and RNEG outputs.
3	TNEG/CODE	I	<b>Transmitter Negative Data Input/Coding Select:</b> With Jitter Attenuator enabled (pin 18=1), input activity on this pin determines whether the device is configured to operate in single-rail or dual-rail mode. With n-rail transmit data applied to this pin, the device is automatically configured to operate in dual-rail mode for both transmit input and receive output. If this pin is tied high for more than 16 clock cycles, the device is configured to operate in single-rail mode with HDB3 encoding and decoding functions enabled. If this pin is tied low for more than 16 clock cycles, the device is configured to operate in single-rail mode with AMI encoding and decoding functions enabled. (internal pull-down).
4	RNEG/LCV	O	<b>Receive Negative Data/Line Code Violation Output:</b> If the device is configured in Dual-rail mode with n-rail data applied to pin 3, then the receive negative data will be output through this pin. If the device is configured in Single-rail mode and operate with HDB3 coding enabled, HDB3 code violation will be detected and cause this pin to go high. If the device is configured in Single-rail mode and with AMI coding selected, every bipolar violation will be reported at this pin.
5	RClk	O	<b>Receive Clock:</b> Output receive clock signal to the terminal equipment.
6	RPOS/RData	O	<b>Receive Positive/ Data Output:</b> In Dual-rail mode, this signal is the p-rail receive output data. In Single-rail mode, this signal is the receive output data.
7	TClk	I	<b>Transmitter Clock Input:</b> Input clock signal (2.048 MHz $\pm$ 50ppm)
8	TPOS/TData	I	<b>Transmit Positive / Data Input:</b> In Dual-rail mode, this signal is the p-rail transmit input data. In Single-rail mode, this signal is the transmit input data.
9	$\overline{\text{LLoop}}$	I	<b>Local Loop back enable (active low):</b> Tie this pin low to enable analog Local Loop-back. In local loop-back mode, transmit output data is looped back to the input of the receiver. Input signal at RTIP and RRing are ignored. Local Loop-back has priority over Remote and Digital Loop-back mode. See Section 2.2 for more details. (internal pull-down).
10	$\overline{\text{RLoop}}$	I	<b>Remote Loop Back Enable (active low):</b> Connect this pin to ground to enable Remote Loop-back. In Remote Loop-back mode, transmit data at TPOS/TData and TNEG are ignored. See Section 2.2 for more details. (internal pull-down).
11	$\overline{\text{DLoop}}$	I	<b>Digital Loop Back enable (active low):</b> Connect this pin to ground to enable Digital Local Loop-back. In Digital loop-back mode, transmit input data after the encoder is looped back to the jitter attenuator (if selected) and to the receive decoder. Input data at RTIP and RRing are ignored in this mode. (internal pull-up). In this mode, the XRT82D20 can operate only as a jitter attenuator.

PIN #	SYMBOL	TYPE	DESCRIPTION
12	$\overline{\text{ATM}}$	I	<b>Alarm Test Mode (Active-Low):</b> Connect this pin to ground to force ClkLOS, RLOS = 0 and LCV = 1 for testing without affecting data transmission. (internal pull-up)
13	RAOS	I	<b>Receive All Ones:</b> With this pin tied to High, an all "1's" signal is inserted to the receiver output at RPOS and RNEG/RData using MCLK as timing reference. This control has priority over Digital Loop-back if both are enabled. (internal pull-down).
14	TAOS	I	<b>Transmit All Ones:</b> With this pin tied High, an AMI encoded all "1's" signal is sent to the transmit output using MCLK as timing reference. This control has priority over Remote Loop-back if both are enabled. (internal pull-down).
15	MClk	I	<b>Master Clock Input:</b> This signal is an independent 2.048 MHz clock with accuracy better than $\pm 50$ ppM and duty cycle within 40% to 60%. The function of MClk is to provide timing source for the PLL clock recovery circuit, reference clock to insert all "1's" data in the transmit as well as receive paths. This signal must be available for the device to operate.
16	$\text{JATx/Rx}$ (DR/SR)	I	<b>Jitter Attenuator Path Select:</b> With the jitter attenuator enabled, (pin 18 = "1"), tie this pin "High" to select the jitter attenuator in the transmit path and tie it "Low" to select in the receive path. Data input/output format is then controlled automatically by the status of the TNEG input. If TNEG data is present the device operates in Dual-rail data mode. <b>Dual-Rail/Single-Rail Select:</b> With the jitter attenuator disabled, (pin 18 = "0"), tie this pin "High" to select Dual-Rail data format and tie it "Low" to select Single-Rail data format. (internal pull-down)
17	DIGI	I	<b>Digital Interface:</b> With this pin tied Low, input data at TPOS/TData and TNEG/CODE is active-high and will be sampled by TCik on the falling edge, while active-high RPOS/RData and RNEG output data are updated on the falling edge of RCik. See Figure 3 and 4 for details. With this pin tied high and in Dual-rail mode, transmit input accepts active-low TPOS/TData and TNEG/CODE data and will be sampled by TCik on the falling edge, while RPOS/RData and RNEG/LCV are active-low, data is updated on the rising edge of RCik. (internal pull-down).
18	JAEN	I	<b>Jitter Attenuator Enable (active high):</b> Connect this pin high to enable the jitter attenuation function. Jitter Attenuator Path select is determined by the pin 16 setting. (internal pull-down)
19	TGND	-	<b>Transmitter Supply Ground</b>
20	TRing	O	<b>Transmitter Ring Output:</b> Negative bipolar data output to the line.
21	TVDD	-	<b>Transmit Positive Supply:</b> 5.0 V $\pm$ 5% or 3.3 V $\pm$ 5%
22	TTIP	O	<b>Transmitter TIP Output:</b> Positive bipolar data output to the line.
23	TxLEV	I	<b>Transmit Level:</b> Tie this pin high for 120 $\Omega$ twisted pair cable operation and tie it low for 75 $\Omega$ coaxial cable operation (internal pull-down). This pin is only active for 5.0V operation.


REV. 1.0.7

PIN #	SYMBOL	TYPE	DESCRIPTION
24	AVDD	-	<b>Analog Positive Supply</b> 5.0 V $\pm$ 5% or 3.3 V $\pm$ 5%
25	AGND	-	<b>Analog Supply Ground</b>
26	MuteRx	I	<b>Mute Receive Output:</b> With this pin tied high, a loss of receive input signal (RLOS=0) will cause ClkLOS to go low and generate the following. <b>Dual-rail mode operation:</b> With DIGI = 0, RCik = 1, RPOS and RNEG/RData = 0 fWith DIGI = 1, RCik =0, RPOS and RNEG/RData = 1 <b>Single-rail mode:</b> RCik = 1 and RData=0 (internal pull-down)
27	RRing	I	<b>Receive Bipolar Negative Input:</b> Bipolar line signal input to the receiver.
28	RTIP	I	<b>Receiver Bipolar Positive Input:</b> Bipolar line signal input to the receiver.

FIGURE 3. INTERFACE TIMING DIAGRAM IN BOTH SINGLE-RAIL AND DUAL-RAIL MODE, WITH DIGI (PIN 17) = “0”



**FIGURE 4. INTERFACE TIMING DIAGRAM IN DUAL-RAIL MODE ONLY, WITH DIGI (PIN 17) = "1"**





REV. 1.0.7

**ELECTRICAL CHARACTERISTICS****TABLE 1: RECEIVER CHARACTERISTICS**

TA = 25°C, VDD = 3.3V± 5% or 5V± 5% Unless otherwise specified				
PARAMETER	MIN.	TYP.	MAX	UNIT
Receiver Sensitivity	0.7		4.2	Vp
Interference Margin with -6db Cable Loss	-18	-14	-	dB
Input Impedance measured between RTIP or RRing to ground	0.9	2.0	-	kΩ
Recovered Clock Jitter Transfer Corner Frequency	-	18	36	kHz
Peaking Amplitude	-	0.1	0.5	dB
Jitter Attenuator Corner Frequency (-3dB curve)	-	20	40	Hz
Return Loss				
51kHz-102kHz	12	25	-	dB
102kHz-2048kHz	18	35	-	dB
2048kHz-3072kHz	14	25	-	dB

**TABLE 2: TRANSMITTER CHARACTERISTICS**

TA = 25°C, VDD = 3.3V± 5% or 5V± 5% Unless otherwise specified				
PARAMETER	MIN.	TYP.	MAX	UNIT
AMI Output Pulse Amplitude				
75 Ω Application	2.14	2.37	2.60	V
120 Ω Application	2.70	3.00	3.30	V
Output Pulse Width	224	244	264	ns
Output Pulse Amplitude Ratio	0.9	1.0	1.1	
Jitter Added by the Transmitter Output	-	0.025	0.050	UIpp
Output Return Loss:				
51kHz -102kHz	-	20	-	dB
102kHz-2048kHz	-	25	-	dB
2048kHz-3072kHz	-	20	-	dB

**TABLE 3: 3.3V POWER CONSUMPTION INCLUDING LINE POWER DISSIPATION, TRANSMISSION AND RECEIVE PATHS ALL ACTIVE**

TA = -40° to 85°C, VDD = 3.3V± 5% Unless otherwise specified						
SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNIT	CONDITIONS
PC	Power Consumption	-	100	140	mW	75Ω load, operating at 50% Mark Density
PC	Power Consumption	-	92	130	mW	120Ω load, operating at 50% Mark Density
PC	Power Consumption	-	150	190	mW	75Ω load, operating at 100% Mark Density
PC	Power Consumption	-	125	160	mW	120Ω load, operating at 100% Mark Density

**TABLE 4: 5V POWER CONSUMPTION INCLUDING LINE POWER DISSIPATION, TRANSMISSION AND RECEIVE PATHS ALL ACTIVE**

(TA = -40° to 85°C, VDD = 5V ± 5% Unless otherwise specified)						
SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNIT	CONDITIONS
PC	Power Consumption	-	160	210	mW	75Ω load, operating at 50% Mark Density
PC	Power Consumption	-	145	195	mW	120Ω load, operating at 50% Mark Density
PC	Power Consumption	-	200	260	mW	75Ω load, operating at 100% Mark Density
PC	Power Consumption	-	180	240	mW	120Ω load, operating at 100% Mark Density

**TABLE 5: AC ELECTRICAL CHARACTERISTICS**

TA = -40 to +85 °C, VDD = 3.3V± 5% or 5V ± 5% Unless otherwise specified					
PARAMETER	SYMBOL	MIN.	TYP	MAX	UNITS
Clock Frequency	MClk	-50 ppm	2.048	+50ppm	MHz
Clock Duty Cycle	MClk	40	50	60	%
Clock Period	TClk	-	244	-	ns
TClk Duty Cycle	TCDU	30	50	70	%
Transmit Data Setup Time	t <sub>TSU</sub>	40	-	-	ns
Transmit Data Hold Time	t <sub>THO</sub>	40	-	-	ns
TClk Rise Time (10% /90%)	t <sub>r</sub>	-	-	40	ns
TClk Fall Time (90% / 10%)	t <sub>f</sub>	-	-	40	ns
RCIk Duty Cycle	RCDU	45	50	55	%
Receive Data Setup Time	t <sub>RSU</sub>	150	244	-	ns
Receive Data Hold Time	t <sub>RHO</sub>	150	244	-	ns
RCIk to Data Delay	t <sub>RCD</sub>	-	-	40	ns
RCIk Rise Time (10%/90%)	t <sub>r</sub>	-	-	40	ns
RCIk Fall Time (90%/10%)	t <sub>f</sub>	-	-	40	ns

TABLE 6: DC ELECTRICAL CHARACTERISTICS

Ta = 25°C, Vdd=3.3V ± 5% or 5V ± 5% unless otherwise specified					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Input High Voltage	V <sub>IH</sub>	2.0	3.3 or 5.0	5.5	V
Input Low Voltage	V <sub>IL</sub>	0.5	0	0.8	V
Output High Voltage @ IOH=5mA (See Note) VDD=3.3V VDD=5.0v	V <sub>OH</sub>	2.4 2.4	-	VDD VDD	V
Output Low Voltage @ IOL=5mA (See Note) VDD=3.3V VDD=5.0v	V <sub>OL</sub>	0 0	-	0.4 0.4	V
Input Leakage Current (except input pins with pull-up resistors)	I <sub>L</sub>	-	0	10	uA
Input Capacitance	C <sub>I</sub>	-	5	20	pF
Output Load Capacitance	C <sub>O</sub>	-	-	20	pF

**NOTE:** All Digital output pins except pin 1 and pin 2, which typically source 20µA at VOH and sink -4mA at VOL

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 150°C
Operating Temperature	-40 to 85°C
Supply Voltage	-0.5V to +5.5V

**FIGURE 5. RECEIVER MAXIMUM JITTER TOLERANCE, TEST CONDITIONS: TEST PATTERN 2<sup>15</sup>-1, (-6dB) CABLE LOSS**




FIGURE 6. RECEIVER JITTER TRANSFER FUNCTION (JITTER ATTENUATOR DISABLED), TEST CONDITIONS: TEST PATTERN 2<sup>15</sup>-1, INPUT JITTER 0.5UIP-P





FIGURE 7. RECEIVER JITTER TRANSFER FUNCTION (JITTER ATTENUATOR ENABLED) TEST CONDITIONS: TEST PATTERN 2<sup>15</sup>-1, INPUT JITTER 75% OF MAXIMUM JITTER TOLERANCE



## SYSTEM DESCRIPTION

The XRT82D20 is a single channel E1 transceiver that provides an electrical interface for 2.048Mbps applications. XRT82D20 includes a receive circuit that converts an ITU-T G.703 compliant bipolar signal into a TTL compatible logic levels. The receiver also includes an LOS (Loss of Signal) detection circuit. Similarly, in the Transmit Direction, the Transmitter converts TTL compatible logic levels into a G.703 compatible bipolar signal.

The XRT82D20 consists of both a Receive Section, Jitter Attenuator and Transmit Section; each of these sections will be discussed below.

### 1.0 THE RECEIVE SECTION

At the receiver input, cable attenuated AMI signal can be coupled to the receiver using a capacitor or transformer. The receive data first goes through the peak detector and data slicer for accurate data recovery. The digital representation of the AMI signals go to the clock recovery circuit for timing recovery and subsequently to the decoder (if selected) for HDB3 decoding before being output to the RPOS/RData and RNEG/LCV pins. The digital data output can be in NRZ or RZ format depending the mode of operation selected and with the option to be in dual-rail or single rail mode. Clock timing recovery of the line interface is accomplished by means of a digital PLL scheme which has high input jitter tolerance.

The purpose of the Receive Output Interface block is to interface directly with the Receiving Terminal Equipment. The Receive Output Interface block outputs the data (which has been recovered from the in-

coming line signal) to the Receive Terminal Equipment via the RPOS and RNEG output pins.

If the Receive Section of the XRT82D20 has received a Positive-Polarity pulse, via the RTIP and RRing input pins, then the Receive Output Interface will output a pulse at the RPOS output pin.

Similarly, if the Receive Section of the XRT82D20 has received a Negative-Polarity pulse, via the RTIP and RRing input pins, then the Receive Output Interface will output a pulse at the RNEG output pin.

#### 1.1 JITTER ATTENUATOR

To reduce frequency jitter in the transmit clock or receive clock, a crystal-less jitter attenuator is provided. The jitter attenuator can be selected either in the transmit or receive path or it can be disabled.


#### 1.2 THE TRANSMIT SECTION

In general, the purpose of the Transmit Section (within the XRT82D20) is to accept TTL/CMOS level digital data (from the Terminal Equipment), and to encode it into a format such that it can:

1. Be efficiently transmitted over coaxial- or twisted pair cable at the E1 data rate; and
2. Be reliably received by the Remote Terminal Equipment at the other end of the E1 data link.
3. Comply with the ITU-T G.703 pulse template requirements, for E1 applications

A 2.048 MHz clock is applied to the TClk input pin and NRZ data at the TPOS and TNEG input pins. The Transmit Input Interface circuit will sample the data, at the TPOS and TNEG input pins, upon the falling edge of TClk, as illustrated in Figure 8 below.

FIGURE 8. ILLUSTRATION ON HOW THE XRT82D20 SAMPLES THE DATA ON THE TPOS AND TNEG INPUT PINS



In general, if the XRT82D20 samples a "1" on the TPOS input pin, then the Transmit Section will ultimately generate a positive polarity pulse via the TTIP and TRing output pins (across a 1:2 transformer). Conversely, if the XRT82D20 samples a "1" on the TNEG input pin, then the Transmit Section of the de-

vice will ultimately generate a negative polarity pulse via the TTIP and TRing output pins (across a 1:2 transformer).

#### 1.3 THE PULSE SHAPING CIRCUIT

The purpose of the Transmit Pulse Shaping circuit is to generate Transmit Output pulses that comply with

## REV. 1.0.7


the ITU-T G.703 Pulse Template Requirements for E1 Applications.

An illustration of the ITU-T G.703 Pulse Template Requirements is presented below in Figure 9.

With input signal as described above, the XRT82D20 will take each mark (which is provided to it via the

Transmit Input Interface block, and will generate a pulse that complies with the pulse template, presented in Figure 9 (when measured on the secondary side of the Transmit Output Transformer).

**FIGURE 9. ILLUSTRATION OF THE ITU-T G.703 PULSE TEMPLATE FOR E1 APPLICATION**




#### 1.4 INTERFACING THE TRANSMIT SECTION OF THE XRT82D20 TO THE LINE

ITU-T G.703 specifies that the E1 line signal can be transmitted over coaxial cable and terminated with 75Ω or transmitted over twisted-pair and terminated with 120Ω.


In both applications (e.g., 75Ω or 120Ω, the user is advised to interface the Transmitter to the Line, in the manner as depicted in Figure 10 and Figure 11, respectively.

**FIGURE 10. ILLUSTRATION OF HOW TO INTERFACE THE XRT82D20 TO THE LINE FOR 75 Ω APPLICATIONS AND 3.3V OPERATION ONLY**





**FIGURE 11. ILLUSTRATION OF HOW TO INTERFACE THE XRT82D20 TO THE LINE FOR 120  $\Omega$  APPLICATIONS AND 3.3V OPERATION ONLY**




**NOTES:**

1. Figure 10 and Figure 11 indicate that for 3.3 V operation, both 75  $\Omega$  and 120  $\Omega$  applications, the user should connect a 9.1 $\Omega$  resistor in series between the TTIP/TRing outputs and the transformer.
2. Figure 10 and Figure 11 indicate that the user should use a 2 : 1 STEP-UP Transformer.


**1.5 INTERFACING THE RECEIVE SECTION TO THE LINE**

The design of the XRT82D20 permits the user to transformer-couple the Receive Section to the line. As mentioned earlier, the specifications for E1 require 75 $\Omega$  termination loads, when transmitting over coaxial cable, and 120 $\Omega$  loads, when transmitting over twisted-pair. Figure 12 and Figure 13 present the various methods that the user can employ to interface the Receiver of the XRT82D20 to the line.

**FIGURE 12. RECOMMENDED SCHEMATIC FOR TRANSFORMER-COUPPLING THE XRT82D20 TO THE LINE FOR 75  $\Omega$  APPLICATIONS AND 5 V OPERATION ONLY**



**FIGURE 13. RECOMMENDED SCHEMATIC FOR TRANSFORMER-COUPLING THE XRT82D20 TO THE LINE FOR 120  $\Omega$  APPLICATIONS AND 5 V OPERATION ONLY**



**NOTE:** Figure 12 and Figure 13 indicate that the user should use a 1.36 : 1 STEP-UP transformer, when interfacing the receiver to the line.


### 1.6 CAPACITIVELY-COUPLING THE RECEIVE SECTION(S) OF THE XRT82D20 TO THE LINE

Capacitive coupling provides a lower cost interface to the line. It must be noted that the line isolation is limited to the breakdown voltage of the capacitor versus the typical transformer isolation of 1,500 to 3,000 volts. With a capacitor there is also no DC isolation to ground as there is with a transformer.


Applications that are not sensitive to these issues can benefit from the lower cost approach of using capacitor coupling on the receive input.

See Figure 14, Figure 15, Figure 16 and Figure 17 for the recommended schematics for capacitively coupling the receiver to the line.

FIGURE 14. CAPACITIVELY-COUPLING THE RECEIVE SECTION FOR 75  $\Omega$  APPLICATION AND 3.3V SUPPLY




**NOTE:** Resistive divider attenuates the input signal by one-half for both 75  $\Omega$  and 120  $\Omega$  applications.


FIGURE 15. CAPACITIVELY-COUPLING THE RECEIVE SECTION FOR 120  $\Omega$  APPLICATION AND 3.3V SUPPLY

**NOTE:** Resistive divider attenuates the input signal by one-half for both 75  $\Omega$  and 120  $\Omega$  applications.

**FIGURE 16. CAPACITIVELY-COUPLING THE RECEIVE SECTION FOR 75  $\Omega$  APPLICATION AND 5V SUPPLY**



**NOTE:** Resistive divider attenuates the input signal by one-half for both 75  $\Omega$  and 120  $\Omega$  applications.

FIGURE 17. CAPACITIVELY-COUPLING THE RECEIVE SECTION FOR 120  $\Omega$  APPLICATION AND 5V SUPPLY

**NOTE:** Resistive divider attenuates the input signal by one-half for both 75  $\Omega$  and 120  $\Omega$  applications.

## 2.0 DIAGNOSTIC FEATURES

In order to support diagnostic operations, the XRT82D20 supports the following loop-back modes:

- Local Loopback
- Remote Loopback
- Digital Loopback

Each of these loop-back modes will be discussed below.

### 2.1 THE LOCAL LOOP-BACK MODE


When the XRT82D20 is configured to operate in the Local Loop-Back Mode, the XRT82D20 will ignore any signals that are input to the RTIP and RRing input pins. The Transmitting Terminal Equipment will transmit data into the XRT82D20 via the TPOS, TNEG and TCik input pins. This data will be processed through the Transmit Terminal Input Interface and the Pulse

Shaping circuit. Finally, this data will be output to the line via the TTIP and TRing output pins. Additionally, this data (which is being output via the TTIP and TRing output pins) will be looped back into the Receiver block. As a consequence, this data will also be processed through the entire Receive Section of the XRT82D20. After this post-loop-back data has been processed through the Receive Section it will output, to the Near-End Receiving Terminal Equipment via the RPOS and RNEG output pins.

Figure 18, illustrates the path that the data takes (within the XRT82D20), when the chip is configured to operate in the Local Loop-Back Mode.

The user can configure the XRT82D20 to operate in the Local Loop-Back Mode, by pulling the LLoop input pin (pin 9) to GND.

**FIGURE 18. ILLUSTRATION OF THE ANALOG LOCAL LOOP-BACK WITHIN THE XRT82D20**





REV. 1.0.7


## 2.2 THE REMOTE LOOP BACK MODE

When the XRT82D20 is configured to operate in the Remote Loop-Back Mode, the XRT82D20 will ignore any signals that are input to the TPOS and TNEG input pins. The XRT82D20 will receive the incoming line signals, via the RTIP and RRing input pins. This data will be processed through the entire Receive Section (within the XRT82D20) and will output to the Receive Terminal Equipment via the RPOS and RNEG output pins. Additionally, this data will also be internally looped back to the Transmit Input Interface

block within the Transmit Section. At this point, this data will be routed through the remainder of the Transmit Section of the XRT82D20 and will be transmitted out onto the line via the TTIP and TRing output pins.

Figure 19, illustrates the path that the data takes (within the XRT82D20) when the chip is configured to operate in the Remote Loop-Back Mode.

**FIGURE 19. ILLUSTRATION OF THE REMOTE LOOP-BACK PATH, WITHIN THE XRT82D20**




**NOTE:** During Remote Loop-Back operation, any data which is input via the RTIP and RRING input pins, will also

be output to the Terminal Equipment, via the RPOS and RNEG output pins.

PACKAGE OUTLINE DRAWING

**28 LEAD SMALL OUTLINE J LEAD  
(300 MIL JEDEC SOJ)**

Rev. 2.00



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.120	0.140	3.05	3.56
A <sub>1</sub>	0.025	---	0.64	---
A <sub>2</sub>	0.090	0.094	2.29	2.39
B	0.014	0.020	0.36	0.51
C	0.008	0.013	0.20	0.30
D	0.697	0.712	17.70	18.08
E	0.292	0.300	7.42	7.62
E <sub>1</sub>	0.262	0.272	6.65	6.91
e	0.050 BSC		1.27 BSC	
H	0.335	0.347	8.51	8.81
R	0.030	0.040	0.76	1.02

Note: The control dimension is the inch column

**REVISION HISTORY**

Rev. 1.0.6 corrections to figures, remove values from pull-up/down resistors, correct formatting of  $\pm$ .

Rev. 1.0.7 Minor edits of figures and text. Added 4 new figures 14, 15, 16 and 17, showing capacitive coupling of the receiver to the line.

**NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation

Datasheet April 2001

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.