### XRD8794

CMOS, 2 MSPS, 12-Bit Analog-to-Digital Converter with Parallel Logic Interface Port



#### **FEATURES**

- 12-Bit ADC with DNL = +1 LSB, INL = +2.5 LSB
- SNR > 60 dB
- Sampling Frequency ≤ 2 MHz
- Internal Track and Hold: Input –3 dB Frequency = 10 MHz
- Single 5 V Supply
- Rail-to-Rail Input Range
- V<sub>REF</sub> Range: 1.5 V to V<sub>DD</sub>
- CMOS Low Power: 175 mW (typ)
- 1/4, 1/2 and 3/4 Scale Reference Resistor Taps
- Three-State Outputs
- Binary and Two's Complement Digital Output Mode
- Latch-Up Proof
- ESD: 2000 V Minimum Protection

#### **APPLICATIONS**

- Scanners
- Digital Cameras
- Instrumentation
- Medical Imaging
- Broadcast and Studio Video
- Digital Oscilloscopes
- Spectrum Analysis
- HDSL

#### **GENERAL DESCRIPTION**

The XRD8794 is a 2 MSPS 12-bit subranging Analog-to-Digital Converter with DNL =  $\pm 1$  LSB and INL =  $\pm 2.5$  LSB. The XRD8794 contains an internal track and hold and an analog input bandwidth of 10 MHz.

The XRD8794 operates with a single 5 V supply while consuming 175 mW of power (typical). Separate pins for reference ladder terminals and power supplies allow flexibility for various  $A_{\rm IN}$ ,  $V_{\rm REF}$ , and power supply ranges.

Data is presented at the parallel output port every clock cycle after a 2.5 cyc

le pipeline delay from sample edge. The digital output port is also equipped with a 3-state function. MINV enables binary and 2's complement data formatting. Through pins R1-R3, transfer function adjustment can be accommodated.

#### ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
PDIP	-40 to +85°C	XRD8794AIP	±1	±2.5
SOIC (EIAJ)	-40 to +85°C	XRD8794AIK	土1	±2.5
SOIC (Jedec)	-40 to +85°C	XRD8794AID	土1	±2.5







Figure 9. Simplified Block Diagram



#### **PIN CONFIGURATIONS**

#### See Packaging Section for Package Dimensions



28 Pin PDIP (0.600")

28 Pin SOP (EIAJ, 8.4mm) 28 Pin SOIC (Jedec, 0.300")

Contact Factory for Availability of Smaller PDIP Packages

#### **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION			
1	DB11	Data Output Bit 11 (MSB)			
2	AGND	Analog Ground			
3	A <sub>IN</sub>	Analog Input			
4	$AV_DD$	Analog Positive Supply			
5	R2	Ref. Resistor Ladder Tap (1/2 V <sub>REF</sub> )			
6	R3	Ref. Resistor Ladder Tap (3/4 V <sub>REF</sub> )			
7	R1	Ref. Resistor Ladder Tap (1/4 V <sub>REF</sub> )			
8	$V_{REFB}$	Negative Reference			
9	$V_{REFT}$	Positive Reference			
10	$AV_DD$	Analog Positive Supply			
11	AGND	Analog Ground			
12	MINV	Invert MSB (Active High)			
13	DB0	Data Output Bit 0 (LSB)			
14	DB1	Data Output Bit 1			

PIN NO.	NAME	DESCRIPTION		
15	DB2	Data Output Bit 2		
16	DB3	Data Output Bit 3		
17	DB4	Data Output Bit 4		
18	DB5	Data Output Bit 5		
19	$DV_DD$	Digital Positive Supply		
20	DGND	Digital Ground		
21	Aperture	Delayed Clock, indicates sample point		
22	ŌĒ	Output Enable (Active Low)		
23	CLK	Clock		
24	DB6	Data Output Bit 6		
25	DB7	Data Output Bit 7		
26	DB8	Data Output Bit 8		
27	DB9	Data Output Bit 9		
28	DB10	Data Output Bit 10		



#### **ELECTRICAL CHARACTERISTICS TABLE**

Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5 \text{ V}$ , FS = 2 MHz (50% Duty Cycle),

 $V_{REF(+)} = 5.0 \text{ V}, V_{REF(-)} = AGND, TA = 25^{\circ}C$ 

			25°C			
Param eter Param eter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution			12		Bits	
Max. Sampling Rate	FS	2			MHz	
ACCURACY <sup>1</sup>						
Differential Non-Linearity Integral Non-Linearity	DNL  NL			<u>±</u> 1 2.5	LSB LSB	Best Fit Line (Max INL – Min INL)/2
Zero Scale Error Full Scale Error	EZS EFS		+ 10 – 10		LSB LSB	(1000, 1100,
REFERENCE VOLTAGES						
Positive Ref. Voltage <sup>3</sup> Negative Ref. Voltage <sup>3</sup> Differential Ref. Voltage <sup>3</sup> Ladder Resistance	V <sub>REF(+)</sub> V <sub>REF(-)</sub> V <sub>REF</sub> R <sub>L</sub>	2.0 AGND 2.0	550	$AV_DD$	V V V Ω	Functional
ANALOG INPUT						
Input Bandwidth (-3 dB) <sup>4</sup> Input Voltage Range Input Capacitance Sample <sup>5</sup> Input Capacitance Convert <sup>5</sup> Aperture Delay from Clock <sup>2</sup> Aperture Delay from Aperture Signa <sup>12</sup>	BW V <sub>IN</sub> C <sub>IN</sub> t <sub>AP</sub>	V <sub>REF(-)</sub>	10 50 8 35 0	V <sub>REF(+)</sub>	MHz V p-p pF pF ns	Aperture pin load 5 pF. Measured at 50% point.
DIGITAL INPUTS						
Logical "1" Voltage Logical "0" Voltage Leakage Currents <sup>6</sup> CLK, <del>OE</del> , MINV Input Capacitance	V <sub>IH</sub> V <sub>IL</sub>	2.4	10 5	0.8	V V μA pF	V <sub>IN</sub> =DGND to DV <sub>DD</sub>
Clock Timing Clock Period Rise & Fall Time <sup>7</sup> "High" Time <sup>3</sup> "Low" Time <sup>3</sup> Duty Cycle <sup>3</sup>	t <sub>S</sub> t <sub>R1</sub> t <sub>F</sub> t <sub>PWH</sub> t <sub>PWL</sub>	330 150 150	500 15 235 235 50		ns ns ns ns	Functional Functional Functional Functional
DIGITAL OUTPUTS						C <sub>OUT</sub> =15 pF
Logical "1" Voltage Logical "0" Voltage 3-state Leakage Data Enable Delay <sup>2</sup> Data 3-state Delay <sup>2</sup>	Voh Vol loz t <sub>DEN</sub>	DV <sub>DD</sub> -0.5	1 10 10	0.4 40 40	V V μA ns	$I_{LOAD} = 2 \text{ mA}$ $I_{LOAD} = 2 \text{ mA}$ $V_{OUT} = DGND \text{ to } DV_{DD}$
Data Valid Delay <sup>2</sup> Data Invalid Delay <sup>2</sup>	t <sub>DV</sub>		45 45	80 80	ns ns	<u>OE</u> = 0 <u>OE</u> = 0



#### **ELECTRICAL CHARACTERISTICS TABLE (CONT'D)**

			25°C			
Param eter Param eter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
POWER SUPPLIES <sup>8</sup> (Tmin to Tmax)						
Operating Voltage (AV $_{\rm DD}$ , DV $_{\rm DD}$ ) Current (AV $_{\rm DD}$ + DV $_{\rm DD}$ )	V <sub>DD</sub>		5 35	45	V mA	
AC PARAMETERS						
Signal Noise Ratio (N+D)	SNR		66		dB	F <sub>IN</sub> = 100 kHz

#### **NOTES**

- <sup>1</sup> Tester measures code transitions by dithering the voltage of the analog input (V<sub>IN</sub>). The difference between the measured and the ideal code width (V<sub>REF</sub>/4096) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- 2 Guaranteed. Not tested.
- 3 Specified values guarantee functionality. Refer to other parameters for accuracy.
- 4 -3 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- <sup>5</sup> Switched capacitor analog input requires driver with low output resistance.
- 6 All inputs have diodes to DV<sub>DD</sub> and DGND. Input(s) OE and MINV have internal pull down(s). Input DC currents will not exceed specified limits for any input voltage between DGND and DV<sub>DD</sub>.
- 7 Condition to meet aperture delay specifications ( $t_{AP}$ ,  $t_{AJ}$ ). Actual rise/fall time can be less stringent with no loss of accuracy.
- <sup>8</sup> AGND & DGND pins are connected through the silicon substrate.

#### Specifications are subject to change without notice

#### ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND 7 V	Storage Temperature65 to +150°C
$V_{REF(+)}$ & $V_{REF(-)}$ $V_{DD}$ +0.5 to GND –0.5 $V$	Lead Temperature
V <sub>IN</sub> V <sub>DD</sub> +0.5 to GND –0.5 V	(Soldering 10 seconds) +300°C
All Inputs	Package Power Dissipation Rating @ 75°C PDIP, SOIC
All Outputs V <sub>DD</sub> +0.5 to GND -0.5 V	Derates above 75°C 14mW/°C

#### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- $^3$   $V_{DD}$  refers to  $AV_{DD}$  and  $DV_{DD}$ . GND refers to AGND and DGND.








Figure 10. Timing Diagram with  $\overline{OE}$  = 0  $t_{DV}$  =  $t_{AP}$  +  $t_{DEN}$   $t_{DI}$  =  $t_{AP}$  +  $t_{DHz}$ 




Figure 11. 3-State Timing Diagram




Figure 12. Block Diagram of the XRD8794 Output



### OVERVIEW OF THE XRD8794 PINS & OPERATION NOTES

#### OE: Output Enable (Input)

This signal controls the 3-state drivers on the digital outputs DB0 - DB11 as shown in Figure 11. During normal operation,  $\overline{\text{OE}}$  should be held low so that all outputs are enabled (NOTE: an internal resistor will pull  $\overline{\text{OE}}$  to this level if it is not connected). When  $\overline{\text{OE}}$  is driven high, DB0 - DB11 goes into high impedance mode. This control operates asynchronously to the clock and only controls the output drivers. The internal output register will get updated if the clock is running while the outputs are in 3-state mode. The aperture and  $\overline{\text{OE}}$  signals are internally combined to enable the output data. If aperture is high, the output data bits are tri-stated, independent of  $\overline{\text{OE}}$ . Figure 12. shows the circuit used to tri-state the output. This will reduce the errors introduced by digital output coupling during the AlN sample time.

#### **APERTURE: Aperture Delay Sync (Output)**

This signal is high when the internal sample/hold function is sampling  $V_{\text{IN}}$ , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference ladder). The value of  $V_{\text{IN}}$  at the high to low transition of APERTURE is the value that will be digitized. A system can monitor this signal and adjust the CLK to accurately synchronize the sampling point to an external event. The aperture and  $\overline{\text{OE}}$  signals are internally combined to enable the output data. If aperture is high, the output data bits are tri-stated, independent of  $\overline{\text{OE}}$ . This will reduce the errors introduced by digital output coupling during the  $A_{\text{IN}}$  sample time.

#### MINV: Digital Output Format (Input)

This signal controls the format of the digital output data bits DB0 – DB11. Normally it is held low so the data is in straight binary format (all 0's when  $V_{IN} = V_{RB}$ ; all 1's when  $V_{IN} = V_{RT}$ ). If MINV is pulled high then the MSB (DB11) will be inverted.

MINV is meant to be a static digital signal. If it is to change during operation, it should only change when the CLK is low. Changing MINV on the wrong phase of the CLK will not hurt anything, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV has an internal pull down device.




Figure 13. MINV Simplified Logic Circuit

#### **VIN Analog Input**

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock.  $V_{\text{IN}}$  is sampled at the high to low clock transition. The diagram *Figure 14.* shows an equivalent input circuit.




Figure 14. Equivalent Input Circuit

#### R1, R2, R3: Reference Ladder Taps

These taps connect to every 1/4 point along the reference ladder; R1 is 1/4th up from  $V_{RB}$ , R3 is 3/4ths up from  $V_{RB}$  (or 1/4th down from  $V_{RT}$ ). Normally these pins should have 0.1 microfarad capacitors to GND; this helps reduce the INL errors by stabilizing the reference ladder voltages.

These taps can also be used to alter the transfer curve of the ADC. A 4-segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins.

This may be desirable to make the probability of codes for a certain range of  $V_{\text{IN}}$  be enhanced or minimized.

Sometimes this is referred to as probability density function shaping, or histogram shaping.

The internal interconnect resistance from each of the tap pins to the ladder is less than  $3\Omega$ .



1.6V maximum per tap is recommended for applications above 85°C. Up to 3.2V is allowed for applications under 85°C.





Figure 15. A Piecewise Linear Transfer Function




Only the Ladder detail shown.


Figure 16. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function




#### PERFORMANCE CHARACTERISTICS




Graph 8. INL




Graph 10. I<sub>DD</sub> vs. Supply Voltage




Graph 12. DNL vs. Sampling Frequency




Graph 9. INL vs. Sampling Frequency



Graph 11. DNL




Graph 13. DNL vs. Reference Voltage



Graph 14.  $I_{DD}$  vs. Sampling Frequency



### 28 LEAD PLASTIC DUAL-IN-LINE (600 MIL PDIP)




	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.160	0.250	4.06	6.35
A <sub>1</sub>	0.015	0.070	0.38	1.78
A <sub>2</sub>	0.125	0.195	3,18	4.95
В	0.014	0.024	0.36	0.56
B <sub>1</sub>	0.030	0.070	0.76	1.78
С	0.008	0.014	0.20	0.38
D	1.380	1.565	35.05	39.75
Е	0.600	0.625	15.24	15.88
E <sub>1</sub>	0,485	0.580	12.32	14.73
е	0.10	0 BSC	2.5	4 BSC
e <sub>A</sub>	0.600 BSC		15.2	24 BSC
<b>e</b> B	0.600	0.700	15.24	17.78
L	0.115	0.200	2.92	5.08
α	0°	15°	0°	15°

Note: The control dimension is the inch column





# 28 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC)




	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0,093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
В	0.013	0.020	0.33	0.51
С	0.009	0.013	0.23	0.32
D	0,697	0.713	17.70	18.10
Е	0.291	0.299	7.40	7.60
е	0.0	50 BSC	1.2	7 BSC
Н	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
α	0°	8°	0°	8°

Note: The control dimension is the millimeter column



# 28 LEAD SMALL OUTLINE (8.4 mm EIAJ SOP)



	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.098	0.114	2.50	2.90
A <sub>1</sub>	0.004	0.012	0.10	0.30
A <sub>2</sub>	0.094	0.102	2.40	2.60
В	0.012	0.020	0.30	0.50
С	0.004	0.008	0.10	0.20
D	0.693	0.713	17.60	18.10
Е	0.327	0.335	8.30	8.50
е	0.0	50 BSC	1.2	7 BSC
Н	0.453	0.477	11.50	12.10
L	0.028	0.051	0.70	1.30
α	o°	10°	o°	10°

Note: The control dimension is the millimeter column



# **Notes**





# **Notes**





# **Notes**





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1996 EXAR Corporation Datasheet January 1998

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

