XRD6418



CMOS 10-Bit, 6 MSPS, High Speed Analog-to-Digital Converter with 8:1 Input Analog Multiplexer

February 1998-1

FEATURES

- 10-Bit Resolution
- 6 MHz Sampling Rate
- 8:1 Analog Input Multiplexer
- Internal S/H Function
- Single 5.0V Power Supply
- 3V or 5V Logic Output Interface
- V_{IN} DC Range: 0V to V_{DD}
 V_{REF} DC Range: 1V to V_{DD}
- Low Power: 65mW (typ)
- Three-State Digital Outputs
- Power Down: 0.8mW (typ) Power Dissipation
- ESD Protection: 2000V Minimum
- For 3.3V Operation Refer to XRD64L18

APPLICATIONS

- Multiplexed Data Acquisition
- Precision Scanners
- Digital Color Copiers
- Test and Scientific Instruments
- Digital Cameras
- Medical Imaging
- IR Imaging

BENEFITS

- Complete Analog-to-Digital Converter (ADC) that Requires no External Active Components
- Small Outline Package to Reduce Board Space
- Easy to Use Rugged Design

GENERAL DESCRIPTION

The XRD6418 is a 10-bit, 6MSPS, Analog-to-Digital Converter (ADC) with a 8:1 Analog Input Multiplexer for applications that require high speed and high accuracy. Designed using an advanced CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.

The XRD6418 uses a subranging architecture to maintain low power consumption at high conversion rates. Our proprietary comparator design achieves a low analog input capacitance. The input circuitry of the XRD6418 includes an on-chip S/H function that allows the product to digitize analog input signals between AGND and AV_{DD} . The XRD6418 can be placed into power-down (stand-by)

mode, reducing the power dissipation to 0.8mW (typical) by a digitally controlled pin.

Providing external reference voltages allows easy interface to any input signal range between AGND and AV_{DD} . This also allows the system to calibrate out zero scale and full scale errors by adjusting V_{RT} and V_{RB} . A separate power supply pin, DV_{DD} , sets the output logic levels for 3V or 5V interface.

This device operates from a single 5.0V supply. Power consumption from a 5.0V supply is typically 65mW at F_S =6MHz. For 3.3V power supply operation, refer to XRD64L18.

ORDERING INFORMATION

| Part No. | Package | Operating Temperature Range | |
|------------|-------------------------------|--------------------------------|--|
| XRD6418BIQ | 32-LEAD TQFP (7 x 7 x 1.4 mm) | -40°C to +85°C | |









Figure 1. Simplified Block Diagram

PIN CONFIGURATION



32 Lead TQFP (7 x 7 x 1.4 mm)

T@M



PIN DESCRIPTION

| Pin # | Symbol | Description |
|-------|-------------------|----------------------------|
| 1 | DB9 | Data Output Bit 9 (MSB) |
| 2 | OFW | Overflow Output |
| 3 | MCTL0 | MUX Select Bit 0 |
| 4 | MCTL1 | MUX Select Bit 1 |
| 5 | MCTL2 | MUX Select Bit 2 |
| 6 | CLK | Sampling Clock Input |
| 7 | DV _{DD} | Power Supply (Digital) |
| 8 | V_{RT} | Top of Reference Ladder |
| 9 | V _{CNTR} | Center of Reference Ladder |
| 10 | AV _{DD} | Analog Power Supply |
| 11 | M∣No | MUX Analog Signal Input 0 |
| 12 | M∣N1 | MUX Analog Signal Input 1 |
| 13 | M∣N2 | MUX Analog Signal Input 2 |
| 14 | MIN3 | MUX Analog Signal Input 3 |
| 15 | AGND | Analog Ground |
| 16 | M∣N4 | MUX Analog Signal Input 4 |
| 17 | MIN5 | MUX Analog Signal Input 5 |
| 18 | V _{RB} | Bottom of Reference Ladder |
| 19 | M∣N6 | MUX Analog Signal Input 6 |
| 20 | M∣N7 | MUX Analog Signal Input 7 |
| 21 | PD | Power-Down Control |
| 22 | DGND | Ground (Digital) |
| 23 | ŌĒ | Output Enable Control |
| 24 | DB0 | Data Output Bit 0 (LSB) |
| 25 | DB1 | Data Output Bit 1 |
| 26 | DB2 | Data Output Bit 2 |
| 27 | DB3 | Data Output Bit 3 |
| 28 | DB4 | Data Output Bit 4 |
| 29 | DB5 | Data Output Bit 5 |
| 30 | DB6 | Data Output Bit 6 |
| 31 | DB7 | Data Output Bit 7 |
| 32 | DB8 | Data Output Bit 8 |



ELECTRICAL CHARACTERISTICS

Unless Otherwise Specified: AV $_{DD}$ = DV $_{DD}$ = 5.0V, F $_{S}$ = 6MHz (50% Duty Cycle), V $_{RT}$ = 4.0V, V $_{RB}$ = 1.0V, T $_{A}$ = 25°C

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|-------------------|--|-----------------|--------------|---------------------|------|--|
| Key Feature | S | | | L | | - |
| n | Resolution | 10 | | | Bits | |
| F _S | Maximum Sample Rate | 6 | 7.5 | | MSPS | |
| DC Accurac | y ¹ | • | | 1 | • | |
| DNL | Differential Non-Linearity | -1 | <u>+</u> 0.6 | 1.0 | LSB | |
| INL | Integral Non-Linearity | | 1 | 2 | LSB | Best Fit Line (Max INL - Min INL)/2 |
| EZS | Zero Scale Error | 0 | 20 | 40 | mV | |
| EFS | Full Scale Error | | 30 | 45 | mV | |
| GE | Gain Error | -1 | <u>+</u> 0.5 | +1 | %Fs | |
| V _{INPP} | DC Input Range | AGND | | AV _{DD} | V | V _{IN} can swing from AGND to AV _{DD} ; actual digitized range is set by V _{RT} & V _{RB} . |
| Reference V | oltages | • | | 1 | • | |
| V _{RT} | Top Reference Voltage ² | 1.0 | 4 | AV _{DD} | V | |
| V_{RB} | Bottom Reference Voltage ² | AGND | 1 | AV _{DD} -1 | V | |
| V _{REF} | Differential Ref. Voltage ² | 1.0 | 3 | AV _{DD} | V | V _{REF} = V _{RT} - V _{RB} |
| RL | Ladder Resistance | 1,200 | 1,400 | 1,700 | Ω | |
| Analog Inpu | t ³ | • | | - | • | |
| V _{IN} | Input Voltage Range | V _{RB} | | V _{RT} | V | V _{RB} min. = AGND V _{RT} max = AV _{DD} |
| BW | Input Bandwidth (-1dB) ⁴ | | 25 | | MHz | |
| C _{IN} | Input Capacitance Sample ⁵ | | 20 | | pF | CLK = High |
| C _{IN} | Input Capacitance Convert ⁵ | | 7 | | pF | CLK = Low |
| Analog Mult | iplexer | | | | | |
| R _{ON} | Switch Impedance ³ | | 60 | 120 | Ω | Function of Input Voltage |
| R _{OFF} | Switch Impedance ³ | 5 | 10 | | MΩ | |
| T_{SW} | Switching Time ³ | | 15 | | ns | |
| X_{t} | Crosstalk ³ | | -80 | | dB | $f_{ N} = 6MHz$ |
| Conversion | Character | • | | - | • | |
| t _{AP} | Aperture Delay ³ | | 8 | | ns | |
| t _{AJ} | Aperture Jitter ³ | | 30 | | ps | |
| Dynamic | Dynamic | | | | | |
| SNR | Signal-to-Noise Ratio | | | | | |
| | F _{IN} = 100kHz | | 56 | | dB | |
| SNDR | SNR and Distortion | | | | | |
| | F _{IN} = 100kHz | | 55 | | dB | |



ELECTRICAL CHARACTERISTICS (CONT'D)

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|----------------------|-----------------------------------|------|------|------|--------|---|
| Digital Input | s | I | | | | 1 |
| V _{IH} | Digital Input High Voltage | 2.0 | | | V | |
| V_{IL} | Digital Input Low Voltage | | | 0.8 | V | |
| _{IN} | DC Leakage Currents ⁶ | | | | | |
| | CLK, OE, PD | | 5 | | μΑ | Between AGND and AV _{DD} |
| | MCTL0, MCTL1, MCTL2 | | 25 | 40 | μΑ | |
| | Input Capacitance | | 5 | | pF | |
| Digital Outp | uts | | | | | |
| V _{OH} | Output High Voltage | 4.5 | | | V | SOURCE = 4mA |
| V _{OL} | Output Low Voltage | | | 0.4 | V | I _{SINK} = 4mA |
| OZ | High-Z Leakage | -10 | | 10 | μΑ | OE = high, or PD = high |
| t _{DL} | Data Valid Delay ³ | | 12 | 14 | ns | C _L =15pF |
| t _{DEN} | Data Enable Delay ³ | | 14 | 16 | ns | C _L =15pF |
| t _{DHZ} | Data High-Z Delay ³ | | 4 | 6 | ns | C _L =15pF |
| | Pipeline Delay (Latency) | | 2.5 | | cycles | Time delay between CLK and data output constant |
| Power Supp | lies | | | | | |
| I _{DD} (PD) | Power Down (I _{DD}) | | 0.16 | 0.24 | mA | PD = high, excluding current through reference ladder |
| AV _{DD} | Operating Voltage ⁷ | 4.5 | 5.0 | 5.5 | V | |
| DV _{DD} | Logic Power Supply ⁸ | 2.7 | | 5.5 | V | |
| _{DD} | Supply Current (I _{DD}) | | 13 | 17 | mA | PD = low |

Notes:

- Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/1024) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- Specified values guarantee functionality. Refer to other parameters for accuracy.
- ³ Guaranteed. Not tested.
- 4 -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- 5 See $V_{
 m IN}$ equivalent circuit. Switched capacitor analog input requires driver with low output resistance.
- 6 All inputs have diodes to AV_{DD} and AGND. Input DC currents will not exceed specified limits for any input voltage between AGND and AV_{DD}.
- ⁷ The AGND pin is connected to the silicon substrate. DGND and AGND are connected through junction diodes. See logic output interface section.
- ⁸ See logic output interface section.

Specifications are subject to change without notice





ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

| V _{DD} to GND +7.0V | Storage Temperature65 to +150°C |
|--|--|
| V_{RT} & V_{RB} V_{DD} +0.5 to GND -0.5V | Package Power Dissipation Rating to 75°C |
| V_{IN} V_{DD} +0.5 to GND -0.5V | TQFP 1000mW |
| All Inputs V _{DD} +0.5 to GND -0.5V | Derates above 75°C 14mW/°C |
| All Outputs V _{DD} +0.5 to GND -0.5V | Lead Temperature (Soldering 10 seconds) +300°C |

Notes:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

 V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.




Figure 2. XRD6418 Timing Diagram




Figure 3. 3-State Timing Diagram



THEORY OF OPERATION

VIN Analog Input

This part has a switched-capacitor-type input circuit. The input impedance changes with the phase of the input clock. $V_{\rm IN}$ is sampled at the high-to-low clock transition and the digital data changes at the low-to-high clock transition. The diagram *Figure 4.* shows an equivalent input circuit.




Figure 4. Equivalent Input Circuit

OFW Overflow (Output)

This signal indicates when the Analog Input (V_{IN}) goes above V_{RT} . The pin is normally at a low logic level. When $V_{IN} > V_{RT}$, OFW will go high and the data bits (DB0 – DB9) will show full scale (i.e., all 1s).

OE Output Enable (Input)

This signal controls the 3-state drivers on the digital outputs DB0 – DB9 and OFW. During normal operation, \overline{OE} should be held low so that all outputs are enabled. When \overline{OE} is driven high, DB0 – DB9 and OFW go into high impedance mode. This control operates asynchronous to the clock and will only control the output drivers. The internal output register will get updated if the clock is running while the outputs are in three-state mode.

| ŌĒ | DB0-DB9 | OFW |
|----|--------------|--------------|
| 0 | Enabled | Enabled |
| 1 | Three-Stated | Three-Stated |

Table 1. Output Enable

Power Supply Sequencing

There are no power supply sequencing issues if DV_{DD} and AV_{DD} of the XRD6418 are driven from the same supply. Best parametric results, however, are obtained when DV_{DD} and AV_{DD} are driven from separate supplies. When DV_{DD} and AV_{DD} are driven separately, AV_{DD} must come up at the same time or before DV_{DD} , and go down at the same time or after DV_{DD} . If the power supply sequencing in this case is not followed, then damage may occur to the product due to current flow through the source-body junction diodes between DV_{DD} and AV_{DD} . A low-threshold Schottky diode placed locally between DV_{DD} and AV_{DD} can prevent damage to the XRD6418.

Logic Output Interface

The digital output drive circuitry of the XRD6418 was designed to operate separately from the analog supplies. The DV_{DD} pin of the XRD6418 is a separate power supply dedicated to the logic output drivers. DV_{DD} is not connected internally with any of the other power supplies. *Figure 5.* illustrates the power supply circuitry of the XRD6418.

 $\mbox{DV}_{\mbox{DD}}$ and DGND connect directly to the digital logic power of the user's system isolating the analog and digital power supplies and grounds. DGND is not common to the XRD6418 substrate. The XRD6418 substrate is common only to the packages' AGND pin. Best spectral performance is obtained when $\mbox{DV}_{\mbox{DD}}$ is lowered to 3.3V. See the power supply sequencing section if $\mbox{AV}_{\mbox{DD}}$ and $\mbox{DV}_{\mbox{DD}}$ are powered separately.








Figure 5. XRD6418 ADC Power Supply Circuit Allows Separate AV_{DD} & DV_{DD} and Separate AGND & DGND

FINAL DESIGN CONSIDERATIONS

- Be generous with analog and digital ground planes. Mirror the ground plane with the supply planes. Use a 5 mil power/ ground plane separation if a four layer board can be used. The XRD6418 substrate is common to the packages' AGND pin only. DGND and DV_{DD} are separate supplies dedicated to the output logic drivers of the XRD6418. Connect DGND and DV_{DD} to the power planes of the system's digital logic.
- 2. Keep high frequency decoupling capacitors very close to the A/D pins and minimize the loop area included, so less flux will induce less noise.
- Coupling between logic signals and analog circuitry can easily change a 10-bit system into an 8-bit system or worse. Completely separate them. Watch for coupling opportunities from other sources not immediately associated with the A/D. Don't use switching power supplies in adjacent locations, for example.
- 4. The DC performance of the XRD6418 is optimized with rise and fall times of CLK edges limited to greater than or equal to 6ns. A resistor in series with the CLK input pin can combine with parasitic capaci-

- tance to limit rise and fall times. Select a low jitter clock with a 50% duty cycle for best spectral results.
- 5. Use very linear passive components in the signal path.
- Select a driving op amp whose noise, speed, and linearity fits the application. Use a resistor to decouple
 the output of the driving op amp from the switching
 input capacitance of the XRD6418.
- 7. DNL and INL performance is optimized when the V_{RB} input of the XRD6418 is buffered. If V_{RB} is connected to the PCB ground plane, it is subject to the noise and ground bounce in that plane. For example, V_{RB} could be buffered to 50mV above ground and still have a wide reference voltage range set by connecting V_{RT} to a voltage near AV_{DD}.
- 8. Use 50 or 100Ω resistors to isolate the XRD6418 digital output pins from a latch or bus connection. This protects the output drivers and reduces the effects of high-speed switching logic signals from degrading the ADC performance. Layout the latch or digital buffers as close to the ADC as possible to minimize trace length.








Figure 6. XRD6418, DNL @ 5MSPS $DV_{DD} = 5V$, $AV_{DD} = 5V$, $V_{RT} = 4V$, $V_{RB} = 1V$




Figure 7. XRD6418, INL @ 5MSPS $DV_{DD} = 5V$, $AV_{DD} = 5V$, $V_{RT} = 4V$, $V_{RB} = 1V$




Figure 8. XRD6418, DNL @ 5MSPS $DV_{DD} = 3V$, $AV_{DD} = 5V$, $V_{RT} = 4.5V$, $V_{RB} = 0.5V$




Figure 9. XRD6418, INL @ 5MSPS $DV_{DD} = 3V$, $AV_{DD} = 5V$, $V_{RT} = 4.5V$, $V_{RB} = 0.5V$






Figure 10. Crossplot Staircase Output CLK = (6MSPS, t_{rf} = 10ns), V_{REF} = 4V




Figure 11. XRD6418 Spectral Performance




Figure 12. XRD6418 Output Noise Histogram



| MCTL2 | MCTL1 | MCTLO | Selected Analog Input |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | MINO |
| 0 | 0 | 1 | MIN1 |
| 0 | 1 | 0 | MIN2 |
| 0 | 1 | 1 | MIN3 |
| 1 | 0 | 0 | MIN4 |
| 1 | 0 | 1 | MIN5 |
| 1 | 1 | 0 | M⊦N6 |
| 1 | 1 | 1 | MIN7 |

Table 2. Truth Table for Analog Input Selection


| PD | Device Status | | |
|----|---------------------|--|--|
| 1 | Off (Not Operating) | | |
| 0 | On (Operating) | | |

Table 3. Power Down



32 LEAD THIN QUAD FLAT PACK (7 x 7 x 1.4 mm TQFP)

Rev. 2.00



| | INC | HES | MILLIM | ETERS |
|----------------|------------|-------|--------|-------|
| SYMBOL | MIN | MAX | MIN | MAX |
| А | 0.055 | 0.063 | 1.40 | 1.60 |
| A ₁ | 0.002 | 0.006 | 0.05 | 0.15 |
| A ₂ | 0.053 | 0.057 | 1.35 | 1.45 |
| В | 0.012 | 0.018 | 0.30 | 0.45 |
| С | 0.004 | 0.008 | 0.09 | 0.20 |
| D | 0.346 | 0.362 | 8.80 | 9.20 |
| D ₁ | 0.272 | 0.280 | 6.90 | 7.10 |
| е | 0.0315 BSC | | 0.80 | BSC |
| L | 0.018 | 0.030 | 0.45 | 0.75 |
| α | o° | 7° | o° | 7° |

Note: The control dimension is the millimeter column





Notes





Notes





Notes





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1997 EXAR Corporation
Datasheet February 1998
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

