# **XRD4433**



## Analog-to-Digital Converter with Digitally Controlled References

March 1998-3

#### **FEATURES**

- 3 Independent 10-Bit ADCs
- Simultaneous Sampling @ 3.0 MSPS
- Independent Digitally Controlled References
- 9-bit Positive Reference and 6-bit Negative Reference Adjustment per Sample
- Low Power: 350mW (typ)
- Internal Track and Hold
- Single 5V Supply
- Fast Mode for OCR
- A<sub>IN</sub> Input Range: 1.3V to 2.6V p-p
- Black Level Clamp
- Latch-Up Free
- ESD Protection: 2000V Minimum

#### **APPLICATIONS**

- Precision CCD Systems
- Color and B&W Scanners
- Digital Copiers
- IR Cameras
- Digital Still Cameras

#### **BENEFITS**

- Pixel-to-Pixel Correction
- Improves Effective Resolution over Software Correction Schemes
- Reduced DSP/Processor Demands
- Reduction of Parts Count and System Cost

#### **GENERAL DESCRIPTION**

The XRD4433 is a simultaneous sampling 3.0 MSPS triple 10-bit A/D Converter. It provides pixel-to-pixel correction of CCD or other inputs by updating gain and offset parameters supplied from an external correction memory. Each ADC has a 9-bit DAC driving its positive reference voltage and a 6-bit DAC driving its negative reference to independently adjust the gain and offset of each channel.

The XRD4433 uses ADCs with a subranging architecture to maintain low power consumption at high conversion rates. Our proprietary comparator design achieves a low analog input capacitance and performs an on-chip

sample and hold function. The XRD4433 uses proprietary high speed DACs to drive the ADC references which allows reference adjustment on every conversion at a 3.0MHz rate. An internal clamp is available for DC restoration of  $A_{\rm IN}$  black level.

The XRD4433 operates from a single 5V supply and an external 1V reference, and consumes only 350mW of power (typ).

Specified for operation over the temperature range 0°C to 70°C, the XRD4433 is available in a 64 lead Plastic Quad Flat Pack (PQFP) package. Contact the factory for higher conversion rate versions running up to 5.0 MSPS.

#### ORDERING INFORMATION

Part No.	Package	Operating Temperature Range		
XRD4433AIQ	64 Lead QFP (14 mm x 14 mm)	0°C to 70°C		









Figure 1. Block Diagram



### **PIN CONFIGURATION**



64-Lead QFP (14 mm x 14 mm)

### **PIN DESCRIPTION**

Pin #	Symbol	Description
1, 44	DV <sub>DD</sub> (2)	<b>Digital Positive Power Supplies.</b> 5V. Should be decoupled to digital GND plane. The two DV <sub>DD</sub> pins both connect to the ESD ring as well as the control logic, data port logic, and the internal ADC output data bus drivers.
43, 64	DGND (2)	<b>Digital Negative Power Supplies.</b> 0V. The two DGND pins both connect to the ESD ring as well as the control logic and data port logic.
31 24 17 47	AV <sub>DD</sub> BV <sub>DD</sub> CV <sub>DD</sub> V <sub>DD3</sub>	<b>Analog Positive Power Supplies.</b> 5 V. Should be star connected to the analog supply post or direct connection to analog supply plane. Decouple to AGND, BGND, CGND, V <sub>DD</sub> 3 powers the ADC internal logic only.
36 30 23 46	AGND1 BGND1 CGND1 GND3	Analog Negative Power Supplies. 0V. Should be star connected to analog ground post or direct connection to the analog ground plane. These GNDs power the analog sections of the ADC and the circuitry in the DACs. GND3 pin connects to the internal ADC data bus and the ADC internal logic.
32 28 21	AGND2 BGND2 CGND2	Analog Ground Related to DAC Bias. Analog grounds related to DAC bias are the common voltage for the reference. The ADC ladder resistor terminates to this pin as well as the internal bias resistor used for setting the DAC reference. These pins should be used as the reference ground voltage for all analog measurements.
52	AENL	Channel A Data Clock, Active Low. A DAC data loaded into first register bank on the falling edge of AENL.
51	BENL	Channel B Data Clock, Active Low. B DAC data loaded into the first register on the falling edge of BENL. B ADC data loaded to the ADC output port on falling edge (and should be read on the rising edge).



### PIN DESCRIPTION (CONT'D)

Pin #	Symbol	Description
50	CENL	Channel C Data Clock, Active Low. C DAC data loaded into the first register on the falling edge of CENL. C ADC data loaded to the ADC output port on falling edge (and should be read on the rising edge).
53	CVL	<b>Cycle Clock.</b> All DACs loaded on rising edge. Begin sample of analog input on rising edge. A ADC data is loaded to the ADC output port on the rising edge of CVL (and should be read on the rising edge of AENL).
48	CREN	<b>Pass Through Mode Enable.</b> When CREN is high, passthrough mode between the ADC and DAC ports is enabled. RNW controls the direction of pass through operation.
49	RNW	READ Not WRITE Signal. RNW controls the direction of the pass through operation when CREN is high and has no impact when CREN is low. When RNW is high data passes from the DAC port to the ADC port. When RNW is low, data passes from the ADC port to the DAC port. Note, the port connections are: CD5; AD0; CD6; AD1;;CD14; AD9.
39	$V_{ N}MX$	<b>Analog Mux Control.</b> $V_{IN}$ MX controls the analog mux on the input of all three ADCs. When $V_{IN}$ MX is high, all ADC inputs are connected to VCAL. When low, each ADC is connected to its particular analog input pin.
45	FAST	<b>Fast Mode Enable.</b> The FAST pin controls the mode of the ADCs. When low, the part functions as specified for 10-bit resolution. When high, the ADC's resolution becomes 4-bit and the LSBs are forced low. The clock rate can be increased in this mode to 3MHz.
37	ACLP	Clamp Voltage A. Black level clamp pin for the A channel.
29	BCLP	Clamp Voltage B. Black level clamp pin for the B channel.
22	CCLP	Clamp Voltage C. Black level clamp pin for the C channel.
41	DCL	<b>Black Level Clamp Control (Active Low).</b> Black level clamp enable for all pins. All black level clamps are turned on when DCL is low.
35	AAN	A Channel Analog Input.
27	BAN	B Channel Analog Input.
20	CAN	C Channel Analog Input.
38	VCAL	Calibration Input Voltage.
34	AFORC	<b>Forcing Voltage for Biasing the Internal DACs.</b> This is the gate of the N-channel biasing transistor for the A channel.
33	ASENS	<b>Sensing Voltage for Biasing the Internal DACs.</b> This is the source of the N-channel biasing transistor and the top terminal of the internal biasing resistor for the A channel.
26	BFORC	Forcing Voltage for Biasing the Internal DACs. This is the gate of the N-channel biasing transistor for the B channel.
25	BSENS	<b>Sensing Voltage for Biasing the Internal DACs.</b> This is the source of the N-channel biasing transistor and the top terminal of the internal biasing resistor for the B channel.
19	CFORC	Forcing Voltage for Biasing the Internal DACs. This is the gate of the N-channel biasing transistor for the C channel.
18	CSENS	<b>Sensing Voltage for Biasing the Internal DACs.</b> This is the source of the N-channel biasing transistor and the top terminal of the internal biasing resistor for the C channel.
54-63	AD9-AD0	ADC Data Output Pins. AD9 is the MSB.
2-16	CD14-CD0	<b>DAC Input Pins.</b> CD14-CD6 are the Gain DAC MSB to LSB. CD5-CD0 are the offset DAC MSB to LSB.
42	N/C	No Connection.
40	DGND	Digital Ground.

Note: All digital signals are active high unless otherwise noted.





### **ELECTRICAL CHARACTERISTICS**

Test Conditions:  $AV_{DD}$  =  $DV_{DD}$ = 5V, DGND = AGND = 0V,  $V_{REF}$  =  $AV_{DD}$   $\times$  0.2, Temperature = 0 to 60°C¹, Sampling Rate = 3.00 MSPS, Unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
A/D Convert	ers					
DNL	Differential Non-Linearity XRD4433AIQ	-1	土0.75	2	LSB	10-bit resolution LSB refers to 10-bit.
DNL	Differential Non-Linearity XRD4433AIQ-8	0.5	0.25	0.5	LSB	10-bit resolution LSB refers to 8-bit.
∣NL	Integral Non-Linearity XRD4433AIQ		2	3.0	LSB	10-bit resolution LSB refers to 10-bit.
NL	Integral Non-Linearity XRD4433AIQ-8		1.0	1.5	LSB	10-bit resolution LSB refers to 8-bit.
ZSE	Zero Scale Error	-15		9	mV	Measured with offset and gain DACs set to 000. Offset is defined as the difference between the clamp voltage and the analog input voltage which results in the transition of the ADC code from 004 to 005.
ZSD	Zero Scale Drift <sup>2</sup>		50		μ <b>V</b> /°C	Measured as the change in the ZSE over temperature. This error does not include the error introduced by the external V <sub>REF</sub> amplifier or external V <sub>REF</sub> resistor divider.
A <sub>IN</sub>	DC Input Range	VCLP -5mV		2.92 V + VCLP -5mV	V	The digitizing range is set with the Gain DAC and offset DAC. Please note A <sub>IN</sub> (min) is VCLP - 4 LSB = V <sub>RB</sub> and A <sub>IN</sub> (max) is GFS (max) + ZSR (max) + VCLP - 4 LSB.
FS	Data Rate	3.0	4.0		MSPS	The conversion rate is determined by the timing diagram and timing specifications. Set by the CVL period.
$\Delta A_IN$	Analog Input Voltage Change from Sample to Sample <sup>2</sup>	0		±FS	V	Assuming A <sub>IN</sub> voltage remains within the specified digitizing range based on the offset and gain DAC codes.
C <sub>IN</sub>	Input Capacitance <sup>2</sup>			45	pF	Measured with A <sub>IN</sub> DC = 2.5V and AENL = low.
Gain DAC						
N	Resolution		9		Bits	
DNL	Differential Non-Linearity	-1		+2.25	LSB	
INL	Integral Non-Linearity			+2	LSB	
GFS	Gain DAC Full Scale (V <sub>RT</sub> - V <sub>RB</sub> )	2.6	2.68	2.76	V	Gain DAC = 1FF V <sub>RT</sub> is the top of the ADC reference ladder. Refer to block diagram.





### **ELECTRICAL CHARACTERISTICS (CONT'D)**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Gain DAC (C	ont'd)		1	1		
GZS	Gain DAC Zero Scale (V <sub>RT</sub> - V <sub>RB</sub> )	1.22	1.26	1.3	V	Gain DAC = 000 V <sub>RB</sub> is the bottom of the ADC reference ladder. Refer to block diagram.
MGC	Maximum Gain Change per Cycle <sup>2</sup>			50	% FSR	After the specified maximum change in gain DAC setting, the ADC should output the same code ±1 LSB for all of the following conversions assuming the analog input remains fixed, i.e. DC.
ts-gd	Settling Time (MGC) <sup>2</sup>		100	160	ns	
Offset DAC						
N	Resolution		6		Bits	
DNL	Differential Non-Linearity	-0.5		0.5	LSB	
INL	Integral Non-Linearity			1	LSB	
ZSR	V <sub>RB</sub> Range	152	164	170	mV	This is measured as the voltage difference at the clamp pin of the selected channel when the offset DAC changed from 000 (hex) to 3F (hex) with the gain DAC at 1FF (hex). Refer to V <sub>RT</sub> and V <sub>RB</sub> EQNs in the theory of operation section.
MOC	Maximum Offset Change per Cycle <sup>2</sup>			100	% FSR	After the specified maximum change in offset DAC setting, the ADC should output the same code ±1 LSB for all of the following conversions assuming the analog input remains fixed, i.e. DC.
ts-od	Full Scale Settling Time <sup>2</sup>		200		ns	For a 00 (hex) to 3F (hex) change of offset DAC code.
Black Level (	Clamp Switch					
R <sub>ON</sub>	On Resistance		100	150	Ω	Effective R <sub>IN</sub> at clamp pin.
IL <sub>CLP</sub>	Input Leakage			25	nA	Offset DAC at 00 (hex) (worst case condition).
Q <sub>CLP</sub>	Clamp Switching Charge Injection <sup>2</sup>			50	рC	Offset DAC at 00 (hex) (worst case condition).
V <sub>CLP</sub>	Voltage at Clamp Pin	170	200	215	mV	Offset by 4 LSB from bottom tap of ADC ladder. Gain = 000 (H). Offset DAC = 00.
Reference Vo	oltage Requirements (See Theory	of Operat	tion)			
V <sub>REF</sub>	Reference Voltage	0.93	1	1.07	V	All linearity specifications assume the reference voltage = AV <sub>DD</sub> X (0.2).
		0.5		1.15	V	Functional.





### **ELECTRICAL CHARACTERISTICS (CONT'D)**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions	
Reference V	oltage Requirements (Cont'd))	1	1				
VCAL	Calibration Voltage	AGND		$AV_{DD}$	V		
RINS	Sense Pins Input Resistance (ASENS, BSENS, CSENS)		1200		Ω	RINS is measured from the sense pin to AGND2, BGND2, CGND2 with the power turned off and test voltage less than 250mV.	
Power Supp	lies (Note: All GND pins are subs	trate)					
AV <sub>DD</sub>	Analog Positive Supply	4.75	5	5.25	V	Bypass power supply pins.	
DV <sub>DD</sub>	Digital Positive Supply	$AV_DD$	$AV_DD$	$AV_DD$	V	Bypass power supply pins.	
AGND	Analog Negative Supply	0	0	0	V		
DGND	Digital Negative Supply	0	0	0	V		
PSRR	Power Supply Rejection			-60	dB	f=1 KHz.	
<sub>DD</sub>	Supply Current		70	100	mA	During specified operation.	
Digital Chara	acteristics	•	•		•	•	
V <sub>IH</sub>	Digital Input High Voltage for Control Pins	3.5			V	All digital input pins other than DAC data inputs.	
t <sub>AP</sub>	Aperture Delay		15	30	ns	Analog sampling window delay from CVL rising (†) edge (start) or AENL rising (†) edge (end).	
t <sub>12</sub>	CVL Falling Edge to BENL Rising Edge	90	65		ns		
t <sub>13</sub>	Delay from CD5-14 to AD0-9 with CREN=1			50	ns		
t <sub>14</sub>	Delay from AD0-9 to CD5-14 with CREN = 1			50	ns		
t <sub>15</sub>	Delay from DCL Falling Edge to Clamp on.			40	ns	External analog clamp voltage set- tling depends on external circuitry.	
t <sub>16</sub>	Delay from DCL Rising Edge to Clamp off.			40	ns	External analog clamp voltage set- tling depends on external circuitry.	
V <sub>IL</sub>	Digital Input Low Voltage for Control Pins			1.5	V	All digital input pins other than DAC data inputs.	
V <sub>IH</sub>	Digital Input High Voltage for DAC Input Pins	2.4			V	DAC data inputs, CD0-CD14	
V <sub>IL</sub>	Digital Input Low Voltage for DAC Input Pins			0.4	V	DAC data inputs, CD0-CD14	
V <sub>OL</sub>	V <sub>OL</sub>			0.5	V	@   <sub>OL</sub> = 4mA	
V <sub>OH</sub>	V <sub>OH</sub>	4.5				@   <sub>OH</sub> = 4mA	
$ \cdot _{N}$	Digital Input Leakage Current	-10		10	μΑ		
OZ	3-State Leakage	-10		10	μΑ	In pass-through mode	





### **ELECTRICAL CHARACTERISTICS (CONT'D)**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions		
Digital Timin	g Specifications <sup>2</sup>		•		•			
times faster th	se time = fall time = 10ns. Output loan nan 5ns should be avoided. The tes typical timings.							
t <sub>1</sub>	AENL, BENL, CENL Pulse Width	65			ns			
t <sub>2</sub>	D/A Data Hold Time	20			ns			
t <sub>3</sub>	BENL Rising Edge to CENL Rising Edge	100			ns			
t <sub>4</sub>	AENL Rising Edge to CVL Falling Edge	25			ns			
t <sub>5</sub>	D/A Data Setup Time	20			ns			
t <sub>6</sub>	Analog Input Hold Time	20			ns	Measured as part of analog feed- through test. Note, t <sub>tapmax</sub> < t <sub>4min</sub> + t <sub>6min</sub> .		
t <sub>7</sub>	CVL Rising Edge to AENL Rising Edge	90	65		ns			
t <sub>8</sub>	A/D Data Enable Time			40	ns	CVL to Channel A data. BENL to Channel B data. CENL to Channel C data.		
t <sub>9</sub>	CENL Rising Edge to CVL Rising Edge	30			ns			
t <sub>10</sub>	Analog Input Settled to 0.1%	50			ns	Assumes the sample is taken at the rising edge of AENL.		
t <sub>11</sub>	A/D Data Hold Time	20	20		ns			
t <sub>17</sub>	Time for AD0-9 and CD5-14 to switch from normal operation to pass through mode or vise versa (i.e. bus contention).	0		40	ns	User should stop driving the bus before changing the mode and data will not be valid for 40ns after a change of mode.		
t <sub>18</sub>	Digital Quiet Time	15			ns	This quiet time is necessary to reduce digital crosstalk during the critical sampling time. The accuracy of each conversion may be corrupted due to digital noise on the board during this period.		
t <sub>19</sub>	Digital Quiet Time	40			ns	This quiet time is necessary to reduce digital crosstalk during the critical sampling time. The accuracy of each conversion may be corrupted due to digital noise on the board during this period.		



Production testing performanced at 25°C.
 Not production tested.



### ABSOLUTE MAXIMUM RATINGS ( $T_A = +25^{\circ}C$ unless otherwise noted) 1, 2

AV <sub>DD</sub> to GND 6V	Lead Temperature 300°C
DV <sub>DD</sub> to GND 6V	ESD Rating 2000V on all pins.
AV <sub>DD</sub> - DV <sub>DD</sub> 150mV DC	Package Power Dissipation Rating @ 75°C
All Inputs	PQFP
Storage Temperature65°C to 150°C	T <sub>JMAX</sub> 150°C

#### Notes

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All logic inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.

Function	CVL	AENL	BENL	CENL	CREN	RNW	VINMX	FAST	DCL
Start A <sub>IN</sub> Tracking	1	1	1	1	0	Х	0	Х	Х
Sample A <sub>IN</sub>	1	1	1	1	0	Х	0	Х	Х
MSB Convert	0	1	0	1	0	Х	0	Х	Х
LSB Convert	0	1	1	0	0	Х	0	Х	Х
Output A ADC Data From Previous Sample	Ť	1	1	1	0	Х	0	Х	Х
Output B ADC Data From Previous Sample	Х	1	ţ	1	0	Х	0	Х	Х
Output C ADC data from previous sample	Х	1	1	1	0	Х	0	Х	Х
Load Channel A Data to First A DAC Register	Х	<b>↓</b>	1	1	0	Х	0	Х	Х
Load Channel B Data to First B DAC Register	Х	1	ţ	1	0	Х	0	Х	Х
Load Channel C Data to First C DAC Register	Х	1	1	Ţ	0	Х	0	Х	Х
Update Second Register for All DACs	<b>†</b>	1	1	1	0	Х	0	Х	Х
Turn on All Black Level Clamp Switches	Х	Х	Х	Х	Х	Х	Х	Х	0
Pass-Through Mode: ADC Port In, DAC Port Out	Х	Х	Х	Х	1	0	Х	Х	Х
Pass-Through Mode: DAC Port In, ADC Port Out	Х	Х	Х	Х	1	1	Х	Х	Х
ADC Inputs Connect to VCAL	Х	Х	Х	Х	Х	Х	1	Х	Х
Put ADCs in 4-Bit Mode	Х	Х	Х	Х	Х	Х	Х	1	Х

Table 1. Truth Table



Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



### **TIMING DIAGRAMS**




Figure 2. Clock Timing for Convert Mode



Figure 3. DC Clamp Operation








Figure 4. DAC Input and ADC Output Timing for Normal Convert Operation (CREN = 0)



#### Pass Through Mode

- AENL, BENL & CENL should be held high during pass-through mode. ADCs and DACs will not work properly during pass-through.
- Pass-through mode enable. When CREN is high, pass-through mode between the ADC and DAC ports is enabled. RNW controls the direction of pass-through operation.
- READ not WRITE signal. RNW controls the direction of the pass-through operation when CREN is high, and has no impact when CREN is low. When RNW is high, data passes from the DAC port to the ADC port. When RNW is low, data passes from the ADC port to the DAC port. Note the port connections are: CD5; AD0; CD6; AD1;...;CD14; AD9.





 $T_{13}$  Pass through delay from CD(5-14) to AD(0-9)  $T_{14}$  Pass through delay from AD(0-9) to CD(5-14)

T<sub>17</sub> Pass through set up time

Figure 5. Timing for Pass Through Mode Operation

#### THEORY OF OPERATION





The XRD4433 is composed of three ADC converters with dynamic gain and offset control along with their associated analog and digital support circuitry. The three converters are intended to be used in a simultaneous sampling configuration. The only external circuits required are a reference and reference buffer amp.

The ADC gain and offset DAC inputs, ADC output data, and the  $A_{\text{IN}}$  sampling time are related to the four clock inputs, CVL, AENL, BENL and CENL.

In applications which require rejecting a bias level from the analog input, a zero clamp is provided for each channel. With the addition of a buffer input amp and blocking capacitor, this function rejects the bias present during DCL = 0 time on the analog input.

ADC calibration or test can be performed using the built-in VCAL /  $A_{\rm IN}$  MUX which will switch the ADC  $A_{\rm IN}$  from the channel input voltage, AAN, BAN, CAN to VCAL.

A fast mode is provided, where only the four ADC MSBs are produced while the remaining data is set to 00(hex).

To simplify board layout, a data pass-through configuration is provided to allow bi-directional communication between the ADC data port and the 10 MSBs of the DAC I/O port.

#### **ADC System Overall Sequence**

The following section describes the events which take place during one conversion cycle (*Figures 1-4*). Assume at power up, or in the previous cycle, that the values for the gains and offsets needed for this sample set have been loaded into the first DAC registers. This data is loaded into the second registers for all three channels <u>on the rising edge of CVL</u>.  $A_{|N}$  tracking for all channels is also started after  $t_{AP}$  delay. Note that the AENL, BENL and CENL were at "1" states.

At the <u>falling edge of AENL</u>, the channel A gain and offset data for the next cycle is loaded into the channel A first DAC register. The analog input sample for all three channels is taken at the <u>rising edge of AENL</u> after  $t_{AP}$  delay.

At the <u>falling edge of BENL</u>, the channel B gain and offset data for the next cycle is loaded into the channel B first DAC register. The MSB comparators are also enabled at this time. At <u>the rising edge of BENL</u>, the MSB value is latched, and the range for the LSBs is selected. Note that the gain and offset DAC must be settled by this time in

order for the MSB value to be correct  $(t_7 + t_4 + t_1)$  ensure this.)

At <u>the falling edge of CENL</u>, the channel C gain and offset data for the next cycle is loaded into the channel C first DAC register. The LSB comparators are also enabled at this time. At <u>the rising edge of CENL</u>, the LSB value is latched.

During the time  $(t_9)$  when CENL = 1 and CVL = 0, the MSB data is corrected (if necessary) and then propagated along with the LSB data to the ADC outputs. On the rising edge of CVL, channel A data is enabled at the output port.

Since the actual ADC samples are taken at the rising edge of AENL after  $t_{AP}$  delay, this period of time is the most sensitive to transition noise from digital components. Keep all transitions outside of the  $t_{18}$ ,  $t_{19}$  digital quiet time window around the AENL rising edge. Since the ADC output bus will change states at the rising edge of CVL, the time from CVL rising to AENL rising is important. The delay from CVL rising to channel A valid on the ADC bus is  $t_8$ . This requires that AENL rising edge must not occur until at least  $t_8$  after CVL rising.

#### **CVL Functions**

CVL rising edge performs three functions. The first is to update the gain and offset DACs from their respective first registers simultaneously. The second function is to initiate the sample window. The third function is to latch the results of the previous conversions into the ADC output register.

The A channel ADC data is presented at the ADC data port after CVL rising edge. CVL falling edge does not change any internal state.

#### **DAC Data Port Operation**

DAC data is loaded first into an input register and then loaded into the DAC register.

The input register allows sequential loading of the next conversion settings for all the channels through the 15-bit DAC data bus while the ADC data is being clocked out of the ADC data port. The second register allows for simultaneous updating of all channels at the beginning of the analog sample period. This timing gives the ADC reference levels adequate time to settle before being used to convert the sampled  $A_{\rm IN}$ . Note that the DAC data must be presented at each cycle, since there is no provision for holding DAC data after each cycle.





At power up, the DAC states should be set for the first sample's required gain and offset settings. This is accomplished by setting CVL = 1, and cycling each of the AENL, BENL, and CENL clocks from their 1 to 0 to 1 states sequentially with each channel's respective data present at the DAC data port.




Figure 6. Simplified Diagram
Channel A Example

#### **Black Level Switch Operation**

The XRD4433 is equipped with a black level setting switch. The function of the black level setting switch is to store the DC offset value of the ADC as well as the common mode value of  $A_{\rm IN}$  across the external  $C_{\rm DC}$ -hold capacitor. This is a cost effective method to store the black level of  $A_{\rm IN}$  or the offset of the system. Note that the ACLP, BCLP, and CCLP level is DC shifted to accommodate for the distribution of ADC offset.

One terminal of each clamp switch is connected at the ladder tap voltage which corresponds to +4 LSB from the ADC 000 (hex) to 001 (hex) transition. This 4 LSB offset allows the ADC to measure as low as -4 LSB of the analog input voltage relative to the clamp voltage. To increase the negative input detectable range, clamp with the offset DAC at a code higher than 00 (hex).

The second terminal of the clamp switch is connected to a pin with its corresponding channel prefix. For channel A, the pin is named ACLP.

The control of the all the switches is provided by a separate unlatched logic input called DCL. The delay from DCL falling edge to switch on is specified as  $t_{16}$ . The actual time required to store the bias voltage depends on the external C value, and bias variation from sample to sample. The equivalent impedance of the clamp is  $100\Omega$  typical, spec name of  $R_{ON}$ , and must be included in the analysis of the zero sample time considerations.

The black level is a function of the offset DAC, and therefore requires that the value of the offset DAC be loaded into the offset DAC second register before the clamp is turned on. This value can be set from 00 (hex) to 3F(hex) corresponding to a clamp level change of ZSR.

The voltage swing at the ACLP, BCLP, CCLP pin after clamp should be limited to the range of AV<sub>DD</sub> to AGND. This will prevent the stored charge on the holding cap from being changed by the input protection devices.

A  $50\Omega$  to  $100\Omega$  resistor in series with the ACLP, BCLP, CCLP pin will limit the current induced in the protection and parasitic diodes due to over-voltages induced by the source. Limit this current with the use of external protection diodes.








Figure 7. XRD4433 Single-Channel Equivalent Circuit



#### **ADC Gain and Offset Control**

Each channel of the XRD4433 contains a 10-bit ADC, a 10-bit DAC with MSB = 1 (9 active bits) driving the positive reference, and a 6-bit DAC driving the negative reference of the ADCs ladder network.

The relationship between the ADC gain and offset and the DAC data can be expressed mathematically.

Assign the terms  $V_{RT}$  and  $V_{RB}$  to represent the voltages for the ADC full scale and black levels. DgainA and DoffsetA represent the digital value for the gain and offset parameters set by the DACs for channel A.

V<sub>RT</sub> and V<sub>RB</sub> are defined by the equation:

$$V_{RT} = \left\{ (1 + \frac{DgainA}{2^9}) * 1.3 \right\} * V_{REF} + V_{RB}$$

$$V_{RB} = \left\{ (1 + \frac{DoffsetA}{2^6}) * 0.16 \right\} * V_{REF}$$

$$V_{RT} - V_{RB} = \left\{ (1 + \frac{DgainA}{2^9}) * 1.3 \right\} * V_{REF}$$




Figure 8. Driving the AFORC and ASENS Pins (Channel A Example)

#### **Channel Bias Circuitry**

The gain DAC and the offset DAC for each channel have a combined bias generator for setting their full scale range. An external op amp is required and is connected per Figure 8. The  $V_{REF}$  range for each channel can be either the same or different depending on the application and

nominal channel gain required. A higher  $V_{\text{REF}}$  provides lower channel gain.




Figure 9. ADC Input Equivalent Circuit

### **ADC Analog Input**

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock. *Figure 9.* shows an equivalent input circuit.

#### VCAL and VINMX

VCAL voltage is connected through an analog mux to all 3 channel inputs at VINMX=1. VCAL can then be used to normalize all three ADC input voltage to output states. It can be used for testing as well as building calibration tables for all three channels.

#### Supply and Grounds

AGND1, BGND1, CGND1, and GND3 should be connected under the package to make their common impedance as low as possible. AGND2, BGND2, CGND2 should also be connected to this ground.

Use a single supply to drive all of the  $V_{DD}$  pins.  $AV_{DD}$ ,  $BV_{DD}$ ,  $CV_{DD}$ ,  $V_{DD3}$  should be connected to a common supply plane which forms a supply / ground plane with the analog ground plane. In addition, local decoupling (preferably 0.1 uFchip type) should be connected between each analog  $V_{DD}$  pin and its closest analog ground.

A decoupling capacitor (preferably 0.1 uFchip type) should be connected across pin 1 and 64 and between pin 44 and 43. A DV $_{\rm DD}$  to DGND supply/ground plane should also be provided.





#### APPLICATION NOTES FOR CCD SYSTEMS

A typical CCD digitizing configuration is shown in *Figure 10.*, which incorporates global gain and offset adjustment as well as pixel-to-pixel variation correction. The XRD4433 can greatly simplify this type of system by replacing the ADCs, the pixel correction DACs, and the global offset DACs as shown in *Figure 11*. One main

advantage of the XRD4433 is the way the offset and span for each pixel are controlled. In the traditional application, the offset and span settings interact requiring additional computations for each pixel adjustment. With the XRD4433, the offset and span settings can be calibrated separately simplifying the computations necessary.




Figure 10. Common Configuration for CCD Digitizer
1 Channel Shown






Figure 11. Common Configuration for CCD Digitizer with XRD4433 1 Channel Shown

The configuration shown in *Figure 11*. incorporates all of the building blocks present in previous generations. As shown, the MP7652 allows for a serial data path for the global adjustment DACs. The MP7643 allows for a parallel data path. The clamp function would not normally

be used in this configuration.

As shown in *Figure 12.*, by using the clamp pin, the global offset (black level) can be AC coupled to the ADC in order to simplify the offset calibration and eliminate thermal and power supply induced errors.




Figure 12. Configuration for CCD Digitizer using Black Level Clamp
Channel A Shown

The amount of adjustment range available with the standard configuration may allow for the use of only one  $V_{\mathsf{REF}}$  buffer amp by connecting the A, B, CFRC pins

together on the XRD4433 and using the ASENS pin as the feedback point to the buffer. BSENS and CSENS are open in this case. See *Figure 13*.







Figure 13. Simplified Reference Buffer Amp Configuration

Additional gain adjustment is possible by varying the channel  $V_{REF}$  voltage during calibration. Figure 14. shows a general drawing for this approach. By using the MP7643, the buffer amplifiers can be eliminated as shown in Figure 15.






Figure 14. 3/8 of MP7670

Figure 15. 3/4 of MP7643






Figure 16. ADC DNL Error Plot Channel A




Figure 17. ADC INL Error Plot Channel A




Figure 18. Gain DAC DNL Error Plot Channel A




Figure 19. Gain DAC INL Error Plot Channel A




Figure 20. Offset DAC DNL Error Plot Channel A





Figure 21. Offset DAC INL Error Plot Channel A

**T®**M








Figure 22. ADC DNL Error Plot Channel B




Figure 23. ADC INL Error Plot Channel B




Figure 24. Gain DAC DNL Error Plot Channel B




Figure 25. Gain DAC INL Error Plot Channel B




Figure 26. Offset DAC DNL Error Plot Channel B

Figure 27. Offset DAC INL Error Plot Channel B






Figure 28. ADC DNL Error Plot Channel C




Figure 29. ADC INL Error Plot Channel C




Figure 30. Gain DAC DNL Error Plot Channel C




Figure 31. Gain DAC INL Error Plot Channel C




Figure 32. Offset DAC DNL Error Plot Channel C




Figure 33. Offset DAC INL Error Plot Channel C

**T®**M