



VERSA 700: 8-Bit, 23MHz, 64K FLASH, 4K RAM, 3V MCU

Datasheet Rev 0.4





Overview

The VRS700L is a 3V, 8-bit microcontroller with 64K of Flash memory and 4K RAM that is based on the architecture of the standard 80C52 microcontroller family. It is pin compatible with these devices.


Among its features, the VRS700 includes an 8-channel SPWM, a Watch Dog Timer, bank mapping to permit direct addressing of the 4096 bytes of RAM and a serial port

The VRS700's hardware features and powerful instruction set make it a versatile and cost-effective controller for a wide range of applications requiring a microcontroller running at 3V.

Commercial writers are available for parallel programming of the on-chip Flash memory.

The VRS700L is available in 44-PLCC and 44-QFP packages in the Commercial Temperature Range.


FIGURE 1: VRS700 BLOCK DIAGRAM



Features

- Operating voltage: 3.0V ~ 3.6V
- General 8052 family compatible
- 12 clocks per machine cycle
- 64K on-chip Flash memory
- 4096 bytes on-chip data RAM
- Bank mapping direct addressing mode to access RAM
- Four 8-bit I/O ports + one 4-bit I/O port
- 8-Channel SPWM on P1.0~P1.7
- Full duplex serial channel, UART
- Three 16-bit Timers/Counters
- Watch Dog Timer
- 8-bit Unsigned Multiply and Division Instructions
- BCD arithmetic
- · Direct and Indirect Addressing
- Two levels of Interrupt Priority and Nested Interrupt
- Power saving modes
- Code protection functions
- Operates at a clock frequency from 3MHz to 23MHz
- Low EMI (inhibit ALE)

FIGURE 2: VRS700 PLCC AND QFP PINOUT DIAGRAMS







Pin Descriptions for QFP-44/PLCC-44

TABLE 1: PIN DESCRIPTIONS FOR QFP-44/PLCC-44

PLCC - 44	Name	I/O	Function
7			SPWM Channel 5
,	P1.5		Bit 5 of Port 1
Ω	SPWM6	0	SPWM Channel 6
O	P1.6	I/O	Bit 6 of Port 1
۵			SPWM Channel 7
3		I/O	Bit 7 of Port 1
10		I	Reset
11	RXD	I	Receive Data
	P3.0	I/O	Bit 0 of Port 3
12	P4.3	I/O	Bit 3 of Port 4
12	TXD	0	Transmit Data &
13	P3.1	I/O	Bit 1 of Port 3
1.1	#INT0	I	Low True Interrupt 0
14	P3.2	I/O	Bit 2 of Port 3
15	#INT1	I	Low True Interrupt 1
13	P3.3	I/O	Bit 3 of Port 3
16	T0	I	Timer 0
10	P3.4	I/O	Bit 4 of Port 3
17	T1	I	Timer 1 & 3
	P3.5	I/O	Bit 5 of Port 3
10	#WR	0	Ext. Memory Write
10	P3.6	I/O	Bit 6 of Port 3
40	#RD	0	Ext. Memory Read
19	P3.7	I/O	Bit 7 of Port 3
20	XTAL2	0	Oscillator/Crystal Output
21	XTAL1	I	Oscillator/Crystal In
22	VSS	-	Ground
23	P4.0	I/O	Bit 0 of Port 4
24	P2.0	I/O	Bit 0 of Port 2
24	A8	0	Bit 8 of External Memory Address
ne.	P2.1	I/O	Bit 1 of Port 2
25	A9	0	Bit 9 of External Memory Address
26	P2.2	I/O	Bit 2 of Port 2
20	A10	0	Bit 10 of External Memory Address
27	P2.3	I/O	Bit 3 of Port 2 &
21	A11	0	Bit 11 of External Memory Address
20	P2.4	I/O	Bit 4 of Port 2
28	A12	0	Bit 12 of External Memory Address
00	P2.5	I/O	Bit 5 of Port 2
29	A13	0	Bit 13 of External Memory Address
	-44 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	7 SPWM5 P1.5 8 SPWM6 P1.6 9 P1.7 10 RES 11 RXD P3.0 12 P4.3 13 TXD P3.1 14 #INT0 P3.2 15 #INT1 P3.3 16 T0 P3.4 17 T1 P3.5 18 #WR P3.6 19 P3.7 20 XTAL2 21 XTAL1 22 VSS 23 P4.0 24 A8 25 A9 26 A10 27 A2 28 A12 29 P2.5	7 SPWM5 O P1.5 I/O 8 SPWM6 O P1.5 I/O 9 P1.7 I/O 10 RES I RXD I P3.0 I/O 11 P3.0 I/O 12 P4.3 I/O 13 TXD O P3.1 I/O 14 #INTO I P3.2 I/O 15 #INT1 I P3.3 I/O 16 TO I P3.4 I/O 17 T1 I P3.5 I/O 18 #WR O P3.6 I/O 19 #RD O P3.6 I/O 19 #RD O P3.6 I/O 20 XTAL2 O XTAL2 O XTAL2 O XTAL2 O XTAL2 O XTAL1 I P2.0 I/O 24 P2.0 I/O 25 P2.1 I/O 26 P2.2 I/O 27 P2.3 I/O 28 P2.4 I/O 28 P2.5 I/O 29 P2.5 I/O 20 P2.5 I/O

QFP - 44	PLCC - 44	Name	I/O	Function
24	30	P2.6	I/O	Bit 6 of Port 2
24	30	A14	0	Bit 14 of External Memory Address
25	31	P2.7	I/O	Bit 7 of Port 2
25	31	A15	0	Bit 15 of External Memory Address
26	32	#PSEN	0	Program Store Enable
27	33	ALE	0	Address Latch Enable
28	34	P4.1	I/O	Bit 1 of Port 4
29	35	#EA	ı	External Access
30	36	P0.7	I/O	Bit 7 Of Port 0
30	36	AD7	I/O	Data/Address Bit 7 of External Memory
31	27	P0.6	I/O	Bit 6 of Port 0
31	37	AD6	I/O	Data/Address Bit 6 of External Memory
20	20	P0.5	I/O	Bit 5 of Port 0
32	38	AD5	I/O	Data/Address Bit 5 of External Memory
00	00	P0.4	I/O	Bit 4 of Port 0
33	39	AD4	I/O	Data/Address Bit 4 of External Memory
24	40	P0.3	I/O	Bit 3 Of Port 0
34	40	AD3	I/O	Data/Address Bit 3 of External Memory
35	41	P0.2	I/O	Bit 2 of Port 0
35	41	AD2	I/O	Data/Address Bit 2 of External Memory
36	42	P0. 1	I/O	Bit 1 of Port 0 & Data
36	42	AD1	I/O	Address Bit 1 of External Memory
27	43	P0.0	I/O	Bit 0 Of Port 0 & Data
37	43	AD0	I/O	Address Bit 0 of External Memory
38	44	VDD	-	VCC
39	1	P4.2	I/O	Bit 2 of Port 4
		T2	I	Timer 2 Clock Out
40	2	P1.0	I/O	Bit 0 of Port 1
		SPWM0	0	SPWM Channel 0
		T2EX	1	Timer 2 Control
41	3	P1.1	I/O	Bit 1 of Port 1
		SPWM1	0	SPWM Channel 1
40	4	P1.2	I/O	Bit 2 of Port 1
42	4	SPWM2	0	SPWM Channel 2
	_	P1.3	I/O	Bit 3 of Port 1
43	5	SPWM3	0	SPWM Channel 3
44	6	P1.4	I/O	Bit 4 of Port 1
7-7		SPWM4	0	SPWM Channel 4







Datasheet Rev 0.4

Instruction Set

All VRS700 instructions are binary code compatible and perform the same functions as the industry standard 8051. The following two tables describe the instruction set of the VRS700.

TABLE 2: LEGEND FOR INSTRUCTION SET TABLE

Symbol	Function		
A	Accumulator		
Rn	Register R0-R7		
Direct	Internal register address		
@Ri	Internal register pointed to by R0 or R1 (except MOVX)		
rel	Two's complement offset byte		
bit	Direct bit address		
#data	8-bit constant		
#data 16	16-bit constant		
addr 16	16-bit destination address		
addr 11	11-bit destination address		

TABLE 3: VERSA 700 INSTRUCTION SET

Mnemonic	Description	Size (bytes)	Instr. Cycles
Arithmetic instructio	ns		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	1
ADD A, @Ri	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	1
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	1
ADDC A, @Ri	Add data memory to A with carry	1	1
ADDC A, #data	Add immediate to A with carry	2	1
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	1
SUBB A, @Ri	Subtract data mem from A with borrow	1	1
SUBB A, #data	Subtract immediate from A with borrow	2	1
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @Ri	Increment data memory	1	1
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement data memory	1	1
INC DPTR	Increment data pointer	1	2
MUL AB	Multiply A by B	1	4
DIV AB	Divide A by B	1	4
DA A	Decimal adjust A	1	1
Logical Instructions			
ANL A, Rn	AND register to A	1	1
ANL A, direct	AND direct byte to A	2	1
ANL A, @Ri	AND data memory to A	1	1
ANL A, #data	AND immediate to A	2	1
ANL direct, A	AND A to direct byte	2	1
ANL direct, #data	AND immediate data to direct byte	3	2
ORL A, Rn	OR register to A	1	1
ORL A, direct	OR direct byte to A	2	1
ORL A, @Ri	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	1
ORL direct, A	OR A to direct byte	2	1
ORL direct, #data	OR immediate data to direct byte	3	2
XRL A, Rn	Exclusive-OR register to A	1	1
XRL A, RII	Exclusive-OR direct byte to A	2	1
XRL A, direct	Exclusive-OR data memory to A	1	1
XRL A, #data	Exclusive-OR immediate to A	2	1
		2	1
XRL direct, A	Exclusive OR immediate to direct bute		· · · · · · · · · · · · · · · · · · ·
XRL direct, #data	Exclusive-OR immediate to direct byte	3	2

Mnemonic	Description	Size (bytes)	Instr. Cycles
CPL A	Compliment A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
Data Transfer Instru	ctions		
MOV A, Rn	Move register to A	1	1
MOV A, direct	Move direct byte to A	2	1
MOV A, @Ri	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	1
MOV Rn, A	Move A to register	1	1
MOV Rn, direct	Move direct byte to register	2	2
MOV Rn, #data	Move immediate to register	2	1
MOV direct, A	Move A to direct byte	2	1
MOV direct, Rn	Move register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	2
MOV direct, @Ri	Move data memory to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	2
MOV @Ri. A	Move A to data memory	1	1
MOV @Ri, direct	Move direct byte to data memory	2	2
MOV @Ri, #data	Move immediate to data memory	2	1
MOV DPTR, #data	Move immediate to data memory	3	2
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	2
MOVC A, @A+PC		1	2
MOVX A. @Ri	Move code byte relative PC to A Move external data (A8) to A	1	2
. , .			
MOVX A, @DPTR	Move external data (A16) to A	1	2
MOVX @Ri, A	Move A to external data (A8)	1	2
MOVX @DPTR, A	Move A to external data (A16)	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange A and register	1	1
XCH A, direct	Exchange A and direct byte	2	1
XCH A, @Ri	Exchange A and data memory	1	1
XCHD A, @Ri	Exchange A and data memory nibble	1	1
Branching Instruction		1	
ACALL addr 11	Absolute call to subroutine	2	2
LCALL addr 16	Long call to subroutine	3	2
RET	Return from subroutine	1	2
RETI	Return from interrupt	1	2
AJMP addr 11	Absolute jump unconditional	2	2
LJMP addr 16	Long jump unconditional	3	2
SJMP rel	Short jump (relative address)	2	2
JC rel	Jump on carry = 1	2	2
JNC rel	Jump on carry = 0	2	2
JB bit, rel	Jump on direct bit = 1	3	2
JNB bit, rel	Jump on direct bit = 0	3	2
JBC bit, rel	Jump on direct bit = 1 and clear	3	2
JMP @A+DPTR	Jump indirect relative DPTR	1	2
JZ rel	Jump on accumulator = 0	2	2
JNZ rel	Jump on accumulator 1= 0	2	2
CJNE A, direct, rel	Compare A, direct JNE relative	3	2
CJNE A, #d, rel	CJNE A, #d, rel Compare A, immediate JNE relative		2
CJNE Rn, #d, rel			2
CJNE @Ri, #d, rel Compare ind, immediate JNE relati		3	2
DJNZ Rn, rel	Decrement register, JNZ relative	2	2
DJNZ direct, rel	Decrement direct byte, JNZ relative	3	2
Miscellaneous Instru	uction		
NOP	No operation	1	1
		1 1	





Special Function Registers (SFR)

Addresses 80h to FFh of the SFR address space can be accessed in direct addressing mode only. The following table lists the VRS700 Special Function Registers.

SFR Register	SFR Adrs	REGISTERS (SFR) Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value
P0	80h	-	-	-	-	-	-	-	-	
SP	81h	_	-	_	-	-	-	_	-	
DPL	82h	_	-	-	-	-	_	-	-	
DPH	83h	-	-	-	-	-	_	-	-	
(Reserved)	84h									
RCON	85h	-	-	_	-	RAMS3	RAMS2	RAMS1	RAMS0	00000000b
DBANK	86h	BSE	-	BS5	BS4	BS3	BS2	BS1	BS0	0***0001b
PCON	87h	SMOD	-	-	-	GF1	GF0	PDOWN	IDLE	0000000b
TCON	88h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000000b
TMOD	89h	GATE1	C/T1	M1.1	M0.1	GATE0	C/T0	M1.0	M0.0	0000000b
TL0	8Ah	-	-	-	-	-	-	-	-	00000000
TL1	8Bh	-	_	_	-	_	_	_	-	
TH0	8Ch	-	-	-	-	-	-	-	-	
TH1	8Dh		-	-	_	_	_	_	-	
P1	90h		_	_	-	_	-	_		
WDTKEY	97h	WDKEY7	WDKEY6	WDKEY5	WDKEY4	WDKEY3	WDKEY2	WDKEY1	WDKEY0	******b
SCON	98h	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00000000b
SBUF	99h	-	- Sivi i	- 31012	-	-	-	- ''	-	00000000
SPWME	98h	SPWM7E	SPWM6E	SPWM5E	SPWM4E	SPWM3E	SPWM2E	SPWM1E	SPWM0E	00000000b
WDTC										
	9Fh	WDTE	-	CLEAR	-	-	PS2	PS1	PS0	0*0**000b
P2	A0h	-	-	- ET2	-	- ET4	- EV4	-	-	00000000
IE DO	A8h	EA		ET2	ES	ET1	EX1	ET0	EX0	00000000b
P3	B0h	-	-	-	-	-	-	-	-	00000000
SPWMD0	B3h	-	-	-	-	-	-	-	-	00000000b
SPWMD1	B4h	-	-	-	-	-	-	-	-	0000000b
SPWMD2	B5h	-	-	-	-	-	-	-	-	00000000b
SPWMD3	B6h	-	-	-	-	-	-	-	-	0000000b
IP .	B8h	-	-	PT2	PS	PT1	PX1	PT0	PX0	00000000b
SPWMD4	BBh	-	-	-	-	-	-	-	-	0000000b
SPWMD5	BCh	-	-	-	-	-	-	-	-	0000000b
SPWMD6	BDh	-	-	-	-	-	-	-	-	0000000b
SPWMD7	BEh	-	-	-	-	-	-	-	-	0000000b
SCONF	BFh	WDR	-	-	-	-		OME	ALEI	0****00b
T2CON	C8h	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	0000000b
T2MOD	C9h	-	-	-	-	-	-	T2OE	DCEN	0000000b
RCAP2L	CAh	-	-	-	-	-	-	-	-	
RCAP2H	CBh	-	-	-	-	-	-	-	-	
TL2	CCh	-	-	-	-	-	-	-	-	
TH2	CDh		_	_	_					
PSW	D0h	CY	AC	F0	RS1	RS0	OV	-	Р	
SPWMC0	D3h	-	-	-	-	-	PBS0	PFS01	PFS00	******00b
SPWMC1	D4h	-	-	-	-	-	PBS1	PFS11	PFS10	******00b
SPWMC2	D5h	-	-	-	-	-	PBS2	PFS21	PFS20	******00b
SPWMC3	D6h	-	-	-	-	-	PBS3	PFS31	PFS30	******00b
P4	D8h	-	-	-	-	P4.3	P4.2	P4.1	P4.0	****1111b
SPWMC4	DBh						PBS4	PFS41	PFS40	******00b
SPWMC5	DCh						PBS5	PFS51	PFS50	******00b
SPWMC6	DDh						PBS6	PFS61	PFS60	******00b
SPWMC7	DEh						PBS7	PFS71	PFS70	******00b
100	E0h		-	-	-	-	-	_	_	
ACC	LOII									





Program Memory Structure

Program Memory

The VRS700 includes 64K of on-chip Flash memory that can be used as general program memory. The address range for the 64KB of Flash memory is 0000h to FFFFh.

Program Status Word Register

The register below contains the program state flags. These flags may be read or written to by the user.

TABLE 5: PROGRAM STATUS WORD REGISTER (PSW) - SFR DOH

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	-	Р

Bit	Mnemonic	Description		
7	CY	Carry Bit		
6	AC	Auxiliary Carry Bit from bit 3 to 4.		
5	F0	User definer flag		
4	RS1	R0-R7 Registers bank select bit 0		
3	RS0	R0-R7 Registers bank select bit 1		
2	OV	Overflow flag		
1	-	-		
0	Р	Parity flag		

RS1	RS0	Active Bank	Address
0	0	0	00h-07h
0	1	1	08h-0Fh
1	0	2	10h-17h
1	1	3	18-1Fh

Data Pointer


The VRS 700 has one 16-bit data pointer. The DPTR is accessed through two SFR addresses: DPL located at address 82h and DPH located at address 83h.

Data Memory

The VRS700 has 4K of on-chip SRAM: 256 bytes are configured like the internal memory structure of a standard 80C52, while the expanded 3840 bytes can be accessed using external memory addressing (MOVX) or in bank mapping direct addressing mode.

Note: By default, the expanded RAM memory is disabled. To use it, users must first set the bit OME (2) of the System Control Register (SFR BFh).

FIGURE 3: VRS700 DATA MEMORY



By default, the expanded RAM area is active. It is possible to disable it by clearing the OME bit of the SCONF register located at address BFh in the SFR.

Lower 128 bytes (00h to 7Fh, Bank 0 & Bank 1)

The lower 128 bytes (Figure 3) of data memory (from 00h to 7Fh) can be summarized in the following points:

- Address range 00h to 7Fh can be accessed in direct and indirect addressing modes.
- Address range 00h to 1Fh includes R0-R7 registers area.
- Address range 20h to 2Fh is bit addressable.
- Address range 30h to 7Fh is not bit addressable and can be used as general purposes storage.
- Range 40h-7Fh can be configured as a window to access the whole 4K of RAM memory.

Upper 128 bytes (80h to FFh)

The upper 128 bytes of the data memory ranging from 80h to FFh can be accessed using indirect addressing or by using the bank mapping in direct addressing mode (see Table 8).





Expanded RAM Access Using the MOVX @DPTR Instruction (0000-0EFF, Bank4-Bank63)

The 3840 bytes of the expanded RAM data memory occupy addresses 0000h to 0EFFh mapped on the "external" memory bus.

These bytes can be accessed using the MOVX instruction.

Note that in the case of indirect addressing using the *MOVX* @*DPTR* instruction, if the address exceeds 0EFFh, the VRS700 will generate the external memory control signal automatically.

Internal RAM Access using MOVX @Rn instruction and the IRAM Control Register

The 3840 bytes of expanded RAM of the VRS700 can also be accessed using the MOVX @Rn instruction (where n = 0,1). Since this instruction can only address 256 bytes of data, it must be used in conjunction with the internal RAM RCON register that serves to select which part of the expanded RAM will be targeted by the instruction.

TABLE 6: INTERNAL RAM CONTROL REGISTER (RCON) - SFR 85H

7		6	5	4	3	2	1	0
	Unused			RAMS3	RAMS2	RAMS1	RAMS0	

Bit	Mnemonic	Description
7	Unused	-
6	Unused	
5	Unused	-
4	Unused	-
3	RAMS3	See Table 8 for details
2	RAMS2	See Table 8 for details
1	RAMS1	See Table 8 for details

The value of the RAMS0, RAMS1, RAMS2, RAMS3 bits define the page of the expanded RAM that will be accessed by the MOVX @Rn instruction.

The default setting of the RAMS0, RAMS1, RAMS2 and RAMS3 bits is 0000 (page 0). Each page has 256 bytes.

TABLE 7: MAPPING OF EXPANDED RAM PAGE ACCESS

RAMS3	RAMS2	RAMS1	RAMS0	MOVX@Ri I=0, 1 mapping to expanded RAM address
0	0	0	0	0000h-00FFh
0	0	0	1	0100h-01FFh
0	0	1	0	0200h-02FFh
0	0	1	1	0300h-03FFh
0	1	0	0	0400h-04FFh
0	1	0	1	0500h-05FFh
0	1	1	0	0600h-06FFh
0	1	1	1	0700h-07FFh
1	0	0	0	0800h-08FFh
1	0	0	1	0900h-09FFh
1	0	1	0	0A00h-0AFFh
1	0	1	1	0B00h-0BFFh
1	1	0	0	0C00h-0CFFh
1	1	0	1	0D00h-0DFFh
1	1	1	0	0E00h-0EFFh





Data Bank Control Register

The DBANK register allows the user to map the entire content of the RAM memory in the 64 bytes RAM memory window ranging from 40h to 7Fh. This allows for faster direct addressing of the entire RAM content. The Data Bank Control Register permits this feature to be activated and selects which 64-byte-block of RAM will be mapped into the 40h to 7Fh window.

The Data Bank Select function is activated by setting the Data Bank Select enable bit (BSE) to 1. Setting this bit to zero disables this function. The 6 least significant bits of this register control the mapping of the entire 4K bytes on-chip RAM space into the 040h-07Fh range. See tables 8 and 9.

TABLE 8: DATA BANK CONTROL REGISTER (DBANK) - SFR 86H

7	6	5	4	3	2	1	0
BSE	unused	BS5	BS4	BS3	BS2	BS1	BS0

Bit	Mnemonic	Description
7	BSE	Data Bank Select Enable Bit
		BSE=1, Data Bank Select enabled
		BSE=0, Data Bank Select disabled
6	Unused	-
5	BS5	Allows the mapping of the 4K RAM into the
4	BS4	040h - 07Fh RAM space. See Table 8 for a
3	BS3	complete description.
2	BS2	
1	BS1	
0	BS0	

Example: User writes #30h to 101h address:

MOV DBANK, #88H

MOV A, #30H

MOV 41H. A

;Set bank mapping 40h-07Fh to 0100h-013Fh

;Store #30H to A

;Write #30 to 0101h

;address

TABLE 9: BANK MAPPING DIRECT ADDRESSING MODE

DO 5	504	200	500	204	200	040h~07fh	N-4-
BS5	BS4	BS3	BS2	BS1	BSO	mapping address	Note
0	0	0	0	0	0	000h- 03Fh	Lower 128 byte RAM
						040h-	Lower 128
0	0	0	0	0	1	07Fh	byte RAM
^	_	_	_		_	080h-	Upper 128
0	0	0	0	1	0	0BFh	byte RAM
0	0	0	0	1	1	0C0h-	Upper 128
0	U	U	U	'	'	0FFh	byte RAM
							On-chip
0	0	0	1	0	0	0000h-	expanded
						003Fh	768 byte RAM
						0040h-	
0	0	0	1	0	1	007Fh	"
_					_	0080h-	"
0	0	0	1	1	0	00BFh	
0	0	0	1	1	1	00C0h-	"
U	U	U	'	!	'	00FFh	
0	0	1	0	0	0	0100h-	"
	Ů	·	Ů	Ů	Ů	013Fh	
0	0	1	0	0	1	0140h-	"
						017Fh	
0	0	1	0	1	0	0180h- 01BFh	"
						01C0h-	
0	0	1	0	1	1	01FFh	"
	_	_		_		0200h-	ıı .
0	0	1	1	0	0	023Fh	_
0	0	1	1	0	1	0240h-	"
U	U	'	'	U	'	027Fh	
0	0	1	1	1	0	0280h-	"
	•	•	•	•		02BFh	
0	0	1	1	1	1	02C0h- 02FFh	"
						0300h-	
0	1	0	0	0	0	033Fh	"
^	_	_	_	_		0340h-	u
0	1	0	0	0	1	037Fh	-
0	1	0	0	1	0	0380h-	u
0		U	U		U	03BFh	
0	1	0	0	1	1	03C0h-	"
	-	-	_	-	-	03FFh	
0	1	0	1	0	0	0400-	и
						043Fh 0440h-	
0	1	0	1	0	1	044011- 047Fh	"
	_	_	_	_	_	0480h-	и
0	1	0	1	1	0	04BFh	"
	•	•	•				

Follow the	same	nattern)

•••							
1	1	1	0	1	0	0D80h- 0DBFh	"
1	1	1	0	1	1	0DC0h- 0DFFh	u
1	1	1	1	0	0	0E00h- 0E3Fh	u u
1	1	1	1	0	1	0E40h- 0E7Fh	u
1	1	1	1	1	0	0E80- 0EBFh	"
1	1	1	1	1	1	0EC0h- 0EFFh	и





Description of Peripherals

System Control Register

The System control Register serves the following functions:

- Flag that shows Watch Dog Timer reset has occurred.
- Controls the activation of the expanded RAM Memory.
- Controls the ALE output.

The Table 10 shows the structure of the System Control Register.

The WDR bit is a flag that indicates whether the Watch Dog Timer has caused the system reset. When the WDT is enabled, users should check the WDR bit whenever an unpredicted reset occurs.

The OME bit allows the user to enable or disable the on-chip expanded 3840 bytes of RAM. By default, after reset, the expanded RAM memory is disabled (OME=0). This bit must be set to 1 to activate the expanded RAM memory.

The ALE bit controls the ALE output activity.

By default, the ALE pin is active. In applications where the program is executed from the internal flash memory of the VRS700, the ALE pin is usually of no use, so it is advisable to inhibit the ALE output in order to reduce the EMI generated by the device.

By default, the ALE pin is active and emits a signal of a frequency of Fosc/6. Setting the ALE bit of the System Control Register inhibits the ALE output.

TABLE 10: SYSTEM CONTROL REGISTER (SCONF) - SFR BFH

7	6	5	4	3	2	1	0
WDR		Unused					ALEI

Bit	Mnemonic	Description			
7	WDR	This is the Watch Dog Timer reset bit. It will be set to 1 when the reset signal generated by WDT overflows.			
6	Unused	-			
5	Unused	-			
4	Unused	-			
3	Unused	-			
2	Unused	-			
1	OME	3840 bytes of on-chip enable bit			
0	ALEI	ALE output inhibit bit, which is used to reduce EMI.			

Power Control Register

The VRS700 provides two power saving modes: Idle and Power Down. These two modes serve to reduce the power consumption of the device.

In Idle mode, the processor is stopped but the oscillator is still running. The content of the RAM, I/O state and SFR registers are maintained. Timer operation is maintained, as well as the external interrupts.

This mode is useful for applications in which stopping the processor to save power is required. The processor will be woken up when an external event, triggering an interrupt, occurs.

In Power Down mode, the oscillator of the VRS700 is stopped. This means that all the peripherals are disabled. The content of the RAM and the SFR registers, however, is maintained.

These power saving modes are controlled by the PDOWN and IDLE bits of the PCON register (Table 11) at address 87h.

TABLE 11: POWER CONTROL REGISTER (PCON) - SFR 87H

7	6	5	4	3	2	1	0
Unused						RAMS1	RAMS0

Bit	Mnemonic	Description
7	SMOD	1: Double the baud rate of the serial port frequency that was generated by Timer 1.
		0: Normal serial port baud rate generated by Timer 1.
6	Unused	-
5	Unused	-
4	Unused	-
3	GF1	General Purpose Flag
2	GF0	General Purpose Flag
1	PDOWN	Power down mode control bit
0	IDLE	Idle mode control bit





Input/Output Ports

The VRS700 has 36 bi-directional lines grouped into four 8-bit I/O ports and one 4-bit I/O port. These I/Os can be individually configured as input or output.

Except for the P0 I/Os, which are of the open drain type, each I/O is made of a transistor connected to ground and a dynamic pull-up resistor made of a combination of transistors.

Writing a 0 in a given I/O port bit register will activate the transistor connected to ground, this will bring the I/O to a LOW level.

Writing a 1 into a given I/O port bit register deactivates the transistor between the pin and ground. In this case, the pull-up resistor will bring the Pin to a HIGH level.

To use a given I/O as an input, one must write a 1 into its associated port register bit.

By default, upon reset all the I/Os are configured as input.

General Structure of an I/O Port


The following elements establish the link between the core unit and the pins of the microcontroller:

- Special Function Register (same name as port)
- Output Stage Amplifier (the structure of this element varies with its auxiliary function)

From Figure 4, one may see that the D flip-flop stores the value received from the internal bus after receiving a write signal from the core. Also, notice that the Q output of the flip-flop can be linked to the internal bus by executing a read instruction.

This is how one would read the content of the register. It is also possible to link the value of the pin to the internal bus. This is done by the "read pin" instruction. In short, the user may read the value of the register or the pin.


FIGURE 4: INTERNAL STRUCTURE OF ONE OF THE EIGHT I/O PORT LINES



Structure of the P1, P2, P3 and P4 Ports

The following figure (Figure 5) gives a general idea of the structure of one of the lines of the P1, P2 and P3 ports. For each port, the output stage is composed of a transistor (X1) and 3 other pull-up transistors. It is important to note that the figure below does not show the intermediary logic that connects the output of the register and the output stage together because this logic varies with the auxiliary function of each port.

Figure 5: General Structure of the Output Stage of P1, P2 and P3 $\,$



Each line may be used independently as a logical input or output. When used as an input, as mentioned earlier, the corresponding bit register must be high.






The transistor would be off and the pull-up will maintain the output at a high level. Also, note that if an external device with a logical low value is connected to the pin, the current will flow out of the pin. In order to have a real bi-directional output, the input should be in a high impedance state. It is for this reason that we call ports P1, P2, P3 and P4 "quasi bi-directional".

Structure of Port 0

The internal structure of P0 is shown in Figure 6. The auxiliary function of this port requires a particular logic. As opposed to the other ports, P0 is truly bi-directional. In other words, when used as an input, it is considered to be in a floating logical state (high impedance state). This arises from the absence of the internal pull-up resistance. The pull-up resistance is actually replaced by a transistor that is only used when the port is used to access external memory/data bus (EA=0).

When used as an I/O port, P0 acts as an open drain port and the use of an external pull-up resistor is likely to be required for most applications.

FIGURE 6: PORT PO'S PARTICULAR STRUCTURE




When P0 is used as an external memory bus input (for a MOVX instruction, for example), the outputs of the register are automatically forced to 1.

Port P0 and P2 as Address and Data Bus

The output stage may receive data from two sources (Figure 7):

- The outputs of register P0 or the bus address itself multiplexed with the data bus for P0.
- The outputs of the P2 register or the high part (A8/A15) of the bus address for the P2 port.

FIGURE 7: P2 PORT STRUCTURE



When the ports are used as an address or data bus, the special function registers P0 and P2 are disconnected from the output stage. The 8 bits of the P0 register are forced to 1 and the content of the P2 register remains constant.

Auxiliary Port 1 Functions

The port 1 I/O pins are shared with the SPWM outputs, Timer 2 EXT and T2 input as shown below:

Pin	Mnemonic	Function
P1.0	T2	Timer 2 counter input
F 1.0	SPWM0	SPWM0 output
P1.1	T2EX	Timer2 Auxiliary input
F 1.1	SPWM1	SPWM1 output
P1.2	SPWM2	SPWM2 output
P1.3	SPWM3	SPWM3 output
P1.4	SPWM4	SPWM4output
P1.5	SPWM5	SPWM5 output
P1.6	SPWM6	SPWM6 output
P1.7	SPWM7	SPWM7 output




Auxiliary P3 Port Functions

The Port 3 I/O pins are shared with the UART interface, INT0 and INT1 interrupts, Timer 0 and Timer 1 inputs and finally the #WR and #RD lines, when external memory access is performed.

To maintain the correct functionality of the line in auxiliary function mode, it is necessary that the Q output of the register is held stable at 1. Conversely, if the pull-down transistor continues conducting, it will set the IC pin at a voltage of approximately 0 (Figure 8).

FIGURE 8: P3 PORT STRUCTURE



The following table describes the auxiliary function of the port 3 I/O pins.

TABLE 12: P3 AUXILIARY FUNCTION TABLE

Pin	Mnemonic	Function
P3.0	RXD	Serial Port:
		Receive data in asynchronous
		mode. Input and output data in
		synchronous mode.
P3.1	TXD	Serial Port:
		Transmit data in asynchronous
		mode. Output clock value in
		synchronous mode.
P3.2	ĪNT0	External Interrupt 0
	11410	Timer 0 Control Input
P3.3	ĪNT1	External Interrupt 1
	11411	Timer 1 Control Input
P3.4	T0	Timer 0 Counter Input
P3.5	T1	Timer 1 Counter Input
P3.6	WR	Write signal for external memory
P3.7	RD	Read signal for external memory

Port 4

Port 4 (Table 13) has four pins and its port address is located at 0D8H. The functionality of Port 4 is identical to that of Port 1, Port 2 Port 3.

 TABLE 13: PORT 4 (P4) - SFR D8H

 7
 6
 5
 4
 3
 2
 1
 0

 Unused
 P4.3
 P4.2
 P4.1
 P4.0

Bit	Mnemonic	Description
7	Unused	-
6	Unused	-
5	Unused	-
4	Unused	-
3	P4.3	Used to output the setting to pins P4.3,
2	P4.2	P4.2, P4.1, P4.0 respectively.
1	P4.1	
0	P4.0	

Software Particularities Concerning the Ports

Some instructions allow the user to read the logic state of the output pin, while others allow the user to read the content of the associated port register. These instructions are called *read-modify-write* instructions. A list of these instructions is found in the table below.

Upon execution of these instructions, the content of the port register (at least 1 bit) is modified. The other read instructions take the present state of the input into account. For example, the instruction ANL P3,#01h obtains the value in the P3 register, performs the desired logic operation with the constant 01h and recopies the result into the P3 register. When users want to take the present state of the inputs into account, they must first read these states and perform an AND operation between the reading and the constant.

MOV A, P3; State of the inputs in the accumulator ANL A, #01; AND operation between P3 and 01h

When the port is used as an output, the register contains information on the state of the output pins. Measuring the state of an output directly on the pin is inaccurate because the electrical level depends mostly on the type of charge that is applied to it. The functions shown below (Table 14) take the value of the register rather than that of the pin.



Table 14: List of Instructions that Read and Modify the Port Using Register Values

Instruction	Function
ANL	Logical AND ex: ANL P0, A
ORL	Logical OR ex: ORL P2, #01110000B
XRL	Exclusive OR ex: XRL P1, A
JBC	Jump if the bit of the port is set to 0
CPL	Complement one bit of the port
INC	Increment the port register by 1
DEC	Decrement the port register by 1
DJNZ	Decrement by 1 and jump if the result
	is not equal to 0
MOV P.,C	Copy the held bit C to the port
CLR P.x	Set the port bit to 0
SETB P.x	Set the port bit to 1

Port Operation Timing

Writing to a Port (Output)

When an operation induces a modification of the content in a port register, the new value is placed at the output of the D flip-flop during the T12 period of the last machine cycle that the instruction needed to execute.

It is important to note, however, that the output stage only samples the output of the registers on the P1 phase of each period. It follows that the new value only appears at the output after the T12 period of the following machine cycle (see Figure 24).

Reading a Port (Input)

The reading of an I/O pin takes place:

- During T9 cycle for P0, P1
- During T10 cycle for P2, P3
- When the ports are configured as I/Os (see Figure 24).

In order to get sampled, the signal duration present on the I/O configured input must have a duration longer than Fosc/12.





Timers

The VRS700 includes three 16-bit timers: T0, T1 and T2. The timers can operate in two specific modes:

- Event counting mode
- Timer mode

When operating in counting mode, the counter is incremented each time an external event, such as a transition in the logical state of the timer input (T0, T1, T2 input), is detected. When operating in timer mode, the counter is incremented by the microcontroller's direct clock pulse or by a divided version of it.

Timer 0 and Timer 1

Timers 0 and 1 have four modes of operation. These modes allow the user to change the size of the counting register or to authorize an automatic reload when provided with a specific value. Timer 1 can even be used as a baud rate generator to generate communication frequencies for the serial interface.

Timer 1 and Timer 0 are configured by the TMOD (Table 15) and TCON (Table 16) registers.

TABLE 15: TIMER MODE CONTROL REGISTER (TMOD) - SFR 89H

TABLE TO: TIMER MODE CONTROL REGIOTER (TMOD) OF R CON							
7	6	5	4	3	2	1	0
GATE	C/T	M1	MO	GATE	C/T	M1 0	MO O

Bit	Mnemonic	Description
7	GATE1	1: Enables external gate control (pin INT1 for Counter 1). When INT1 is high, and TRx bit is set (see TCON register), a counter is incremented every falling edge on the T1IN input pin.
6	C/T1	Selects timer or counter operation (Timer1). 1 = A counter operation is performed 0 = The corresponding register will function as a timer.
5	M1.1	Selects mode for Timer/Counter 1, as shown in Table 16.
4	M0.1	Selects mode for Timer/Counter 1, as shown in Table 16.
3	GATE0	If set, enables external gate control (pin INT0 for Counter 0). When INT0 is high, and TRx bit is set (see TCON register), a counter is incremented every falling edge on the T0IN input pin.
2	C/T0	Selects timer or counter operation (Timer 0). 1 = A counter operation is performed 0 = The corresponding register will function as a timer.
1	M1.0	Selects mode for Timer/Counter 0.
0	M0.0	Selects mode for Timer/Counter 0.

The table below (Table 16) summarizes the four modes of operation of timers 0 and 1. The timer operating mode is selected by the bits M1 and M0 of the TMOD register.

TABLE 16: TIMER/COUNTER MODE DESCRIPTION SUMMARY

M1	MO	Mode	Function
0	0	Mode 0	13-bit Counter
0	1	Mode 1	16-bit Counter
1	0	Mode 2	8-bit auto-reload Counter/Timer. The reload value is kept in TH0 or TH1, while TL0 or TL1 is incremented every machine cycle. When TLx overflows, the value of THx is copied to TLx.
1	1	Mode 3	If Timer 1 M1 and M0 bits are set to 1, Timer 1 stops.





Counter and Timer Functions

Timing Function

When operating as a timer, the counter is automatically incremented at every machine cycle.

When a timer overflow condition occurs an associated overflow flag, TF0 or TF1 flag is set to 1.

These flags are part of the TCON register.

TABLE 17: TIMER 0 AND 1 CONTROL REGISTER (TCON) -SFR 88H

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Bit	Mnemonic	Description
7	TF1	Timer 1 Overflow Flag. Set by hardware on Timer/Counter overflow. Cleared by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.
6	TR1	Timer 1 Run Control Bit. Set/cleared by software to turn Timer/Counter on or off.
5	TF0	Timer 0 Overflow Flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.
4	TR0	Timer 0 Run Control Bit. Set/cleared by software to turn Timer/Counter on or off.
3	IE1	Interrupt Edge Flag. Set by hardware when external interrupt edge is detected. Cleared when interrupt processed.
2	IT1	Interrupt 1 Type Control Bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.
1	IE0	Interrupt 0 Edge Flag. Set by hardware when external interrupt edge is detected. Cleared when interrupt processed.
0	IT0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.

Counting Function

When operating as a counter, the timer's register is incremented at every falling edge of the T0, T1 and T2 signals located at the input of the timer. In this case, the signal is sampled at the T10 phase of each machine cycle for Timer 0, Timer 1 and T9 for Timer 2.

When a high to low transition is detected at the timer input pin, the counter is incremented. Two machine cycles are required to detect and record an event. This means that the event duration must be greater than (Fosc/24)⁻¹.


Operating Modes

The user may change the operating mode by varying the M1 and M0 bits of the TMOD SFR.

Mode 0

In Mode 0, the timer operates as an 8-bit counter preceded by a divide-by-32 prescaler made of the 5 LSB of TL1. The register of the counter is configured to be 13 bits long. When an overflow causes the value of the register to roll over to 0, the TFx interrupt signal goes to 1. The count value is validated as soon as TRx goes to 1 and the GATE bit is 0, or when INTx is 1. The figure below shows this mode of operation.

FIGURE 9: TIMER/COUNTER 1 MODE 0: 13-BIT COUNTER



Mode 1


Mode 1 is almost identical to Mode 0. They differ in that, in Mode 1, the counter is 16 bits wide and has no prescaler.

Mode 2

In this mode, the timer is configured as an 8-bit counter with auto-reload. The lower byte of the timer, TLx is used as the counter and the upper byte serves to store the timer reload value which will be automatically copied into the TLx portion of the timer when TFx flag is set in response to the overflow. The value of THx remains unchanged.




FIGURE 10: TIMER/COUNTER 1 MODE 2: 8-BIT AUTOMATIC RELOAD



Mode 3

In Mode 3 (Figure 11), Timer 1 is blocked as if its control bit, TR1, was set to 0. In this mode, Timer 0's registers TL0 and TH0 are configured as two separate 8-bit counters. Also, the TL0 counter uses Timer 0's control bits C/T, GATE, TR0, INT0, TF0, and the TH0 counter is held in Timer Mode (counting machine cycles) and gains control over TR1 and TF1 from Timer 1. At this point, TH0 controls the Timer 1 interrupt.

FIGURE 11: TIMER/COUNTER 0 MODE 3



Timer 2

Timer 2 of the VRS700 is a 16-bit Timer/Counter. Similar to timers 0 and 1, Timer 2 can operate either as an event counter or as a timer. The user may switch functions by writing to the C/T2 bit located in the T2CON Special Function Register. Timer 2 has three operating modes: "Auto-Load", "Capture" and "Baud Rate Generator". The T2CON SFR configures the modes of operation of Timer 2. Table 18 describes each bit in the T2CON Special Function Register.

TABLE 18: TIMER 2 CONTROL REGISTER (T2CON) - SFR C8H

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2

Bit	Mnemonic	Description
7	TF2	Timer 2 Overflow Flag.
		Set by an overflow of Timer 2 and must be
		cleared by software. TF2 will not be set
		when either RCLK =1 or TCLK =1.
6	EXF2	Timer 2 external flag change in state occurs
		when either a capture or reload is caused
		by a negative transition on T2EX and
		EXEN2=1. When Timer 2 is enabled,
		EXF=1 will cause the CPU to vector to the
		Timer 2 interrupt routine. Note that EXF2
		must be cleared by software.
5	RCLK	Serial Port Receive Clock Source.
		1: Causes serial port to use Timer 2
		overflow pulses for its receive clock in
		modes 1 and 3.
		0: Causes Timer 1 overflow to be used for
		the Serial Port receive clock.
4	TCLK	Serial Port Transmit Clock.
		1: Causes serial port to use Timer 2
		overflow pulses for its transmit clock in
		modes 1 and 3.
		0: Causes Timer 1 overflow to be used for
		the serial port transmit clock.
3	FXFN2	Timer 2 External Mode Enable.
_		1: Allows a capture or reload to occur as a
		result of a negative transition on T2EX if
		Timer 2 is not being used to clock the serial
		port.
		0: Causes Timer 2 to ignore events at
		T2EX.
2	TR2	Start/Stop Control for Timer 2.
		1: Start Timer 2
		0: Stop Timer 2
1		Timer or Counter Select (Timer 2)
	C/T2	1: External event counter falling edge
		triggered.
		0: Internal Timer (OSC/12)



0	CP/RL2	Capture/Reload Select. 1: Capture of Timer 2 value into RCAP2H. RCAP2L is performed if EXEN2=1 and a negative transitions occurs on the T2EX pin. The capture mode requires RCLK and TCLK to be 0.
		0: Auto-reload reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2=1. When either RCK =1 or TCLK =1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

Table 19 enumerates the possible combinations of control bits that may be used for the mode selection of Timer 2.

TABLE 19: TIMER 2 MODE SELECTION BITS

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto- Reload Mode
0	1	1	16-bit Capture Mode
1	Х	1	Baud Rate Generator Mode
X	Χ	0	Off


The details of each mode are described below.

Capture Mode

In Capture Mode the EXEN2 bit value defines whether the external transition on the T2EX pin will trigger the capture of the timer value.

When EXEN2=0, Timer 2 acts as a 16-bit timer or counter, which, when an overflow occurs, will set bit TF2 (Timer 2 overflow bit). This overflow can be used to generate an interrupt.

FIGURE 12: TIMER 2 IN CAPTURE MODE



When EXEN2 = 1, the above still applies. In addition, it is possible to allow a 1 to 0 transition at the T2EX input to cause the current value stored in the Timer 2 registers (TL2 and TH2) to be captured into the RCAP2L and RCAP2H registers. Furthermore, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. Note that both EXF2 and TF2 share the same interrupt vector.

Auto-Reload Mode

In this mode (Figure 13), there are also two options. The user may choose either option by writing to bit EXEN2 in T2CON.

If EXEN2=0, then when Timer 2 rolls over, it not only sets TF2, but also causes the Timer 2 registers to be reloaded with the 16-bit value in the RCAP2L and RCAP2H registers previously initialised. In this mode, Timer 2 can be used as a baud rate generator source for the serial port.

If EXEN2=1, then Timer 2 still performs the above operation, but a 1 to 0 transition at the external T2EX input will also trigger an anticipated reload of the Timer 2 with the value stored in RCAP2L, RCAP2H and set EXF2.

FIGURE 13: TIMER 2 IN AUTO-RELOAD MODE






TABLE 20: TIMER 2 MODE CONTROL (T2MOD) - SFR C9H


ĺ	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	T2OE	DCEN

Bit	Mnemonic	Description
7	-	
6	-	
5	-	
4	-	
3	-	
2	-	
1	T2OE	Timer 2 Output Enable. This bit enables/disables the Timer 2 clock-out function.
0	DCEN	Countdown Enable. This bit, when set to 1, causes Timer 2 to count down.

Baud Rate Generator Mode

This mode (Figure 14) is activated when RCLK is set to 1 and/or TCLK is set to 1. This mode will be described in the serial port section.

FIGURE 14: TIMER 2 IN AUTOMATIC BAUD GENERATOR MODE



Serial Port

The serial port on the VRS700 can operate in full duplex; in other words, it can transmit and receive data simultaneously. This occurs at the same speed if one timer is assigned as the clock source for both transmission and reception, and at different speeds if transmission and reception are each controlled by their own timer.

The serial port receive is buffered, which means that it can begin reception of a byte even if the one previously received byte has not been retrieved from the receive register by the processor. However, if the first byte still has not been read by the time reception of the second byte is complete, the byte present in the receive buffer will be lost.

One SFR register, SBUF, gives access to the transmit and receive registers of the serial port. When the user reads from the SBUF register he will access the receive register. When the user writes to the SBUF, the transmit register will be loaded.

Serial Port Control Register

The serial port control register and status register (SCON) (Table 21) contain the 9th data bit for transmit and receive (TB8 and RB8) and all the mode selection bits. SCON also contains the serial port interrupt bits (TI and RI).



TABLE 21: SERIAL PORT CONTROL REGISTER (SCON) - SFR 98H

				. ,			
7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

Bit	Mnemonic	Description	
7	SM0	Bit to select mode of operation (see table	
	Oivio	below)	
6	SM1	Bit to select mode of operation (see table	
		below)	
5	SM2	Multiprocessor communication is possible in modes 2 and 3.	
		III modes 2 and 3.	
		In modes 2 or 3, if SM2 is set to 1, RI will	
		not be activated if the received 9 th data bit	
		(RB8) is 0.	
		In Mode 1, if SM2=1, RI will not be	
		activated if a valid stop bit was not	
4	RFN	received. Serial Reception Enable Bit.	
		This bit must be set by software and	
		cleared by software.	
		1: Serial reception enabled	
3	TB8	0: Serial reception disabled 9th Data Bit Transmitted In Modes 2 and 3.	
3	100	This bit must be set by software and	
		cleared by software.	
2	RB8	9 th Data Bit Received In Modes 2 and 3.	
		In Mode 1, if SM2=0, RB8 is the stop bit	
		that was received.	
		In Manda O Abia bia in make wand	
		In Mode 0, this bit is not used. This bit must be cleared by software.	
1	TI	Transmission Interrupt flag.	
		Automatically set to 1 when:	
		• The 8 th bit has been sent in Mode 0.	
		 Automatically set to 1 when the stop bit has been sent in the other modes. 	
		This bit must be cleared by software.	
0	RI	Reception interrupt flag automatically set to	
		1 when:	
		The 8 th bit has been received in Mode 0.	
		 Automatically set to 1 when the stop bit has been sent in the other modes (see 	
		SM2 exception).	
		This bit must be cleared by software.	

Table 22: Serial Port Modes of Operation

SM0	SM1	Mode	Description Baud Rate	
0	0	0	Shift Register	F _{osc} /12
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	F _{osc} /64 or
				F _{osc} /32
1	1	3	9-bit UART	Variable


Modes of Operation

The VRS700's serial port can operate in four different modes. In all modes, a transmission is initiated by an instruction that uses the SBUF SFR as a destination register. In Mode 0, reception is initiated by setting RI to 0 and REN to 1. An incoming start bit initiates reception in the other modes provided that REN is set to 1. The following sections describe the four modes.

Mode 0

In this mode (shown in Figure 15), serial data exits and enters through the RXD pin. TXD is used to output the shift clock. The signal is composed of 8 data bits starting with the LSB. The baud rate in this mode is 1/12 the oscillator frequency.

FIGURE 15: SERIAL PORT MODE 0 BLOCK DIAGRAM



Transmission (Mode 0)

Any instruction that uses SBUF as a destination register may initiate a transmission. The "write to SBUF" signal also loads a 1 into the 9th position of the transmit shift register and tells the TX control block to begin a transmission. The internal timing is such that one full machine cycle will elapse between a write to SBUF instruction and the activation of SEND. The





SEND signal enables the output of the shift register to the alternate output function line of P3.0 and enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is high during T11, T12 and T1, T2 and T3, T4 of every machine cycle and low during T5, T6, T7, T8, T9 and T10. At T12 of every machine cycle in which SEND is active, the contents of the transmit shift register are shifted to the right by one position.

Zeros come in from the left as data bits shift out to the right. The TX control block sends its final shift and deactivates SEND while setting T1 after one condition is fulfilled: When the MSB of the data byte is at the output position of the shift register; the 1 that was initially loaded into the 9th position is just to the left of the MSB; and all positions to the left of that contain zeros. Once these conditions are met, the deactivation of SEND and the setting of T1 occur at T1 of the 10th machine cycle after the "write to SBUF" pulse.

Reception (Mode 0)

When REN and R1 are set to 1 and 0 respectively, reception is initiated. The bits 11111110 are written to the receive shift register at T12 of the next machine cycle by the RX control unit. In the following phase the RX control unit will activate RECEIVE.

SHIFT CLOCK to the alternate output function line of P3.1 is enabled by RECEIVE. At every machine cycle, the SHIFT CLOCK makes transitions at T5 and T11. The contents of the receive shift register are shifted one position to the left at T12 of every machine in which RECEIVE is active. The value that comes in from the right is the value that was sampled at the P3.0 pin at T10 of the same machine cycle.


1's are shifted out to the left as data bits are shifted in from the right. The RX control block is flagged to do one last shift and load SBUF when the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register.

Mode 1

For an operation in Mode 1 (Figure 16), 10 bits are transmitted (through TXD) or received (through RXD). The transactions are composed of: a Start bit (Low); 8 data bits (LSB first) and one Stop bit (high). The reception is completed once the Stop bit sets the RB8 flag in the SCON register. Either Timer 1 or Timer 2 controls the baud rate in this mode.

The following diagram shows the serial port structure when configured in Mode 1.

FIGURE 16: SERIAL PORT MODE 1 AND 3 BLOCK DIAGRAM



Transmission (Mode 1)

Transmission is initiated by any instruction that makes use of SBUF as a destination register. The 9th bit position of the transmit shift register is loaded by the "write to SBUF" signal. This event also flags the TX Control Unit that a transmission has been requested.

It is after the next rollover in the divide-by-16 counter when transmission actually begins at T1 of the machine cycle. It follows that the bit times are synchronized to the divide-by-16 counter and not to the "write to SBUF" signal.



When transmission begins, it places the start bit at TXD. Data transmission is activated one bit time later. This activation enables the output bit of the transmit shift register to TXD. One bit time after that, the first shift pulse occurs.

In this mode, zeros are clocked in from the left as data bits are shifted out to the right. When the most significant bit of the data byte is at the output position of the shift register, the 1 that was initially loaded into the 9th position is to the immediate left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control Unit to shift one more time.

Reception (Mode 1)

One to zero transitions at RXD initiate reception. It is for this reason that RXD is sampled at a rate of 16 multiplied by the baud rate that has been established. When a transition is detected, 1FFh is written into the input shift register and the divide-by-16 counter is immediately reset. The divide-by-16 counter is reset in order to align its rollovers with the boundaries of the incoming bit times.

In total, there are 16 states in the counter. During the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The accepted value is the value that was seen in at least two of the three samples. The purpose of doing this is for noise rejection. If the value accepted during the first bit time is not zero, the receive circuits are reset and the unit goes back to searching for another one to zero transition. All false start bits are rejected by doing this. If the start bit is valid, it is shifted into the input shift register, and the reception of the rest of the frame will proceed.

For a receive operation, the data bits come in from the right as 1's shift out on the left. As soon as the start bit arrives at the leftmost position in the shift register, (9-bit register), it tells the RX control block to perform one last shift operation: to set RI and to load SBUF and RB8. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- Either SM2 = 0 or the received stop bit = 1
- RI = 0

If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. If one of these conditions is not met, the received frame is completely lost. At this time, whether the above conditions are met or not, the unit goes back to searching for a one to zero transition in RXD.

Mode 2


In Mode 2 a total of 11 bits are transmitted (through TXD) or received (through RXD). The transactions are composed of: a Start bit (Low), 8 data bits (LSB first), a programmable 9th data bit, and one Stop bit (High).

For transmission, the 9th data bit comes from the TB8 bit of SCON. For example, the parity bit P in the PSW could be moved into TB8.

In the case of receive, the 9th data bit is automatically written into RB8 of the SCON register.

In Mode 2, the baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

FIGURE 17: SERIAL PORT MODE 2 BLOCK DIAGRAM






Mode 3

In Mode 3 (Figure 18), 11 bits are transmitted (through TXD) or received (through RXD). The transactions are composed of: a Start bit (Low), 8 data bits (LSB first), a programmable 9th data bit, and one Stop bit (High).

Mode 3 is identical to Mode 2 in all respects but one: the baud rate. Either Timer 1 or Timer 2 generates the baud rate in Mode 3.

FIGURE 18: SERIAL PORT MODE 3 BLOCK DIAGRAM



Mode 2 and 3: Additional Information

As mentioned earlier, for an operation in these modes, 11 bits are transmitted (through TXD) or received (through RXD). The signal comprises: a logical low Start bit, 8 data bits (LSB first), a programmable 9th data bit, and one logical high Stop bit.

On transmit, (TB8 in SCON) can be assigned the value of 0 or 1. On receive; the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from either Timer 1 or Timer 2 depending on the states of TCLK and RCLK.

Transmission (Mode 2 and 3)

The transmission is initiated by any instruction that makes use of SBUF as the destination register. The 9th bit position of the transmit shift register is loaded by the "write to SBUF" signal. This event also informs the TX control unit that a transmission is requested. It is after the next rollover in the divide-by-16 counter when transmission actually begins at T1 of the machine cycle. It follows that the bit times are synchronized to the divide-by-16 counter and not to the "write to SBUF" signal, as in the previous mode.

Transmissions begin when the SEND signal is activated, which places the Start bit at TXD. Data is activated one bit time later. This activation enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

The first shift clocks a Stop bit (1) into the 9th bit position of the shift register to TXD. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition signals to the TX control unit to shift one more time and set TI while deactivating SEND. This occurs at the 11th divide-by-16 rollover after "write to SBUF".





Reception (Mode 2 and 3)

One to zero transitions at RXD initiate reception. It is for this reason that RXD is sampled at a rate of 16 multiplied by the baud rate that has been established. When a transition is detected, the 1FFh is written into the input shift register and the divide-by-16 counter is immediately reset.

During the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The accepted value is the value that was seen in at least two of the three samples. If the value accepted during the first bit time is not zero, the receive circuits are reset and the unit goes back to searching for another one to zero transition. If the start bit is valid, it is shifted into the input shift register, and the reception of the rest of the frame will proceed.

For a receive operation, the data bits come in from the right as 1's shift out on the left. As soon as the start bit arrives at the leftmost position in the shift register (9-bit register), it tells the RX control block to do one more shift, to set RI, and to load SBUF and RB8. The signal to set RI and to load SBUF and RB8 will be generated if, and only if, the following conditions are satisfied at the instance when the final shift pulse is generated:

- Either SM2 = 0 or the received 9^{th} bit is equal to 1
- -RI = 0

If both conditions are met, the 9th data bit received goes into RB8, and the first 8 data bits go into SBUF. If one of these conditions is not met, the received frame is completely lost. One bit time later, whether the above conditions are met or not, the unit goes back to searching for a one to zero transition at the RXD input. Please note that the value of the received stop bit is unrelated to SBUF, RB8 or RI.



Baud Rates

In Mode 0, the baud rate is fixed and can be represented by the following formula:

In Mode 2, the baud rate depends on the value of the SMOD bit in the PCON SFR. From the formula below, we can see that if SMOD = 0 (which is the value on reset), the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate =
$$2^{\text{SMOD}} \times (\text{Oscillator Frequency})$$

The Timer 1 and/or Timer 2 overflow rate determines the baud rates in modes 1 and 3.

Generating Baud Rate with Timer 1

When Timer 1 functions as a baud rate generator, the baud rates in modes 1 and 3 are determined by the Timer 1 overflow rate.

Mode 1,3 Baud Rate =
$$\frac{2^{SMOD}x \text{ Timer 1 Overflow Rate}}{32}$$

Timer 1 must be configured as an 8-bit timer (TL1) with auto reload with TH1 value when an overflow occurs (Mode 2). In this application, the Timer 1 interrupt should be disabled.

The two following formulas can be used to calculate the baud rate and the reload value to put in the TH1 register.

The value to put into the TH1 register is defined by the following formula:

TH1 = 256 -
$$\frac{2^{\text{SMOD}} x \text{ Fosc}}{32 \text{ x } 12x \text{ (Baud Rate)}}$$

It is possible to use Timer 1 in 16-bit mode to generate the baud rate for the serial port. To do this, leave the Timer 1 interrupt enabled, configure the timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and use the Timer 1 interrupt to perform a 16-bit software reload. This can achieve very low baud rates.

Generating Baud Rates with Timer 2

Timer 2 is often preferred to generate the baud rate, as it can be easily configured to operate as a 16-bit timer with auto reload. This allows for much better resolution than using Timer 1 in 8-bit auto reload mode.

The baud rate using Timer 2 is defined as:

The timer can be configured as either a timer or a counter in any of its 3 running modes. In most typical application, it is configured as a timer (C/T2 is set to 0).

To make the Timer 2 operate as a baud rate generator the TCLK and RCLK bits of the T2CON register must be set to 1.

The baud rate generator mode is similar to the autoreload mode in that an overflow in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software. However, when Timer 2 is configured as a baud rate generator, its clock source is Osc/2.





The following formula can be used to calculate the baud rate in modes 1 and 3 using the Timer 2:

The formula below is used to define the reload value to put into the RCAP2h, RCAP2L registers to achieve a given baud rate.

In the above formula, RCAP2H and RCAP2L are the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Because of this, the Timer 2 interrupt does not have to be disabled when Timer 2 is configured in baud rate generator mode.

Also, if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from RCAP2x to Tx2. Therefore, when Timer 2 is used as a baud rate generator, T2EX can be used as an extra external interrupt.

Furthermore, when Timer 2 is running (TR2 is set to 1) as a timer in baud rate generator mode, the user should not try to read or write to TH2 or TL2. When operating under these conditions, the timer is being incremented every state time and the results of a read or write command may be inaccurate.

The RCAP2 registers, however, may be read but should not be written to, because a write may overlap a reload operation and generate write and/or reload errors. In this case, before accessing the Timer 2 or RCAP2 registers, be sure to turn the timer off by clearing TR2.



INTERRUPTS

The VRS700 has 8 interrupt sources (9 if we include the WDT) and 7 interrupt vectors (including reset) to handle them.

The interrupt can be enabled via the IE register shown below:


TABLE 23: IE INTERRUPT ENABLE REGISTER -SFR A8H

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

Bit	Mnemonic	Description	
7	EA	Disables All Interrupts	
		0: no interrupt acknowledgment	
		1: Each interrupt source is individually	
		enabled or disabled by setting or clearing	
		its enable bit.	
6	-	Reserved	
5	ET2	Timer 2 Interrupt Enable Bit	
4	ES	Serial Port Interrupt Enable Bit	
3	ET1	Timer 1 Interrupt Enable Bit	
2	EX1	External Interrupt 1 Enable Bit	
1	ET0	Timer 0 Interrupt Enable Bit	
0	EX0	External Interrupt 0 Enable Bit	

The following figure (Figure 19) illustrates the various interrupt sources on the VRS700.

FIGURE 19: INTERRUPT SOURCES



Interrupt Vectors

Table 24 specifies each interrupt source, its flag and its vector address.

TABLE 24: INTERRUPT VECTOR ADDRESS

Interrupt Source	Flag	Vector Address
RESET (+ WDT)	WDR	0000h*
INT0	IE0	0003h
Timer 0	TF0	000Bh
INT1	IE1	0013h
Timer 1	TF1	001Bh
Serial Port	RI+TI	0023h
Timer 2	TF2+EXF2	002Bh

^{*}If location 0000h = FFh, the PC jump to the ISP program.

External Interrupts

The VRS700 has two external interrupt inputs named INT0 and INT1. These interrupt lines are shared with P3.2 and P3.3.

The bits IT0 and IT1 of the TCON register determine whether the external interrupts are level or edge sensitive.

IF ITx = 1, the interrupt will be raised when a 1-> 0 transition occurs at the interrupt pin. The duration of the transition must be at least equal to 12 oscillator cycles.

IF ITx = 0, the interrupt will occur when a logic Low condition is present on the interrupt pin.

The state of the external interrupt, when enabled, can be monitored using the flags, IE0 and IE1 of the TCON register that are set when the interrupt condition occurs.

In the case where the interrupt was configured as edge sensitive, the associated flag is automatically cleared when the interrupt is serviced.

If the interrupt is configured as level sensitive, then the interrupt flag must be cleared by the software.





Timer 0 and Timer 1 Interrupt

Both Timer 0 and Timer 1 can be configured to generate an interrupt when a rollover of the timer/counter occurs (except Timer 0 in Mode 3).

The TF0 and TF1 flags serve to monitor timer overflow occurring from Timer 0 and Timer 1. These interrupt flags are automatically cleared when the interrupt is serviced.

Timer 2 interrupt

Timer 2 interrupt can occur if TF2 and/or EXF2 flags are set to 1 and if the Timer 2 interrupt is enabled.

The TF2 flag is set when a rollover of Timer 2 Counter/Timer occurs. The EXF2 flag can be set by a 1->0 transition on the T2EX pin by the software.

Note that neither flag is cleared by the hardware upon execution of the interrupt service routine. The interrupt service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt and cleared it manually.

Every bit that generates interrupts can either be cleared or set by the software, yielding the same result as when the operation is done by the hardware. In other words, pending interrupts can be cancelled and interrupts can be generated by the software.

Serial Port Interrupt

The serial port can generate an interrupt when the reception of a byte completes or once a byte transmission is completed.

Those two conditions share the same interrupt vector and it is up to the interrupt service routine to find out what caused the interrupt by looking at the serial interrupt flags RI and TI.

Note that neither of these flags is cleared by the hardware upon execution of the interrupt service routine. The interrupt service routine must define which of RI or TI flags caused the interrupt and clear it manually.

Execution of an Interrupt

When the processor acknowledges an enabled interrupt request, the processor automatically saves the return address (of the next instruction) on the stack and goes to the associated interrupt vector address where a jump to the interrupt routine (or the interrupt Service routine itself) is defined. In the process, an internal flag is set to indicate that an interrupt is taking place. An interrupt subroutine must always end with the RETI instruction. This instruction allows the processor to retrieve the return address previously placed on the stack.

The RETI instruction also allows updating of the internal flag that will take into account an interrupt with the same priority.

Interrupt Enable and Interrupt Priority

When the VRS700 is initialized, all interrupt sources are inhibited by the bits of the IE register being reset to 0. It is necessary to start by enabling the interrupt sources that the application requires. This is achieved by setting bits in the IE register, as discussed previously.

This register is part of the bit addressable internal RAM. For this reason, it is possible to modify each bit individually in one instruction without having to modify the other bits of the register. Setting EA to 0 inhibit all interrupts.

The order in which interrupts are serviced is shown in the following table:

TABLE 25: INTERRUPT PRIORITY

Interrupt Source
RESET + WDT (Highest Priority)
IE0
TF0
IE1
TF1
RI+TI
TF2+EXF2 (Lowest Priority)



Modifying the Order of Priority

The VRS700 allows the user to modify the natural priority of the interrupts. One may modify the order by programming the bits in the IP (Interrupt Priority) register. When any bit in this register is set to 1, it gives the corresponding source a greater priority than interrupts coming from sources that don't have their corresponding IP bit set to 1.

The IP register is represented in the table below.

TABLE 26: IP INTERRUPT PRIORITY REGISTER - SFR B8H

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

Bit	Mnemonic	Description
7	-	
6	-	
5	PT2	Gives Timer 2 Interrupt Higher Priority
4	PS	Gives Serial Port Interrupt Higher Priority
3	PT1	Gives Timer 1 Interrupt Higher Priority
2	PX1	Gives INT1 Interrupt Higher Priority
1	PT0	Gives Timer 0 Interrupt Higher Priority
0	PX0	Gives INT0 Interrupt Higher Priority

Watch Dog Timer

The Watch Dog Timer (WDT) is a 16-bit free-running counter that generates a reset signal if the counter overflows. The WDT is useful for systems that are susceptible to noise, power glitches and other conditions that might cause the software to go into infinite loops or runaways. The WDT function gives the user software a recovery mechanism from abnormal software conditions. The WDT is different from Timer 0, Timer 1 and Timer 2 of the standard 80C52.

Once the WDT is enabled, the user software must clear it periodically. In the case where the WDT is not cleared, its overflow will trigger a reset of the VRS700.

The user should check the WDR bit of the SCONF register whenever an unpredicted reset has taken place.

The VRS700 provides an on-chip RC oscillator running at approximately 250KHz. This oscillator is independent of the system clock.

Note: The Watch Dog Timer operation is controlled by the WDTC register and the WDTKEY register. By default, the WDTC register is Read Only. Writing into it is possible after the values 1Eh and E1h have been

sequentially written into the WDTKEY register. See the next section for more details.

The Watch Dog Timer operation is enabled by setting the WDTE bit to 1.

Once WDTE has been set to 1, the 16-bit counter will start to count with the RC oscillator.

The user program must then make sure that the watch Dog Timer is cleared periodically before overflow. Otherwise, the WDT will cause a reset of the VRS700.

Clearing the WDT is accomplished by setting the CLR bit of the WDTC to 1. This action will clear the contents of the 16-bit counter and force it to restart.

The Watch Dog Timer will generate a reset signal if an overflow has taken place. The WDTE bit will be cleared to 0 automatically when VRS700 has been reset by either hardware or a WDT reset.

If a WDT caused reset occurs, the WDR bit of the SCONF register will be set to 1.

TABLE 27: WATCH DOG TIMER REGISTERS: WDTC - SFR 9FH

7	6	5	4	3	2	1	0
WDTE	Unused	CLR	Unu	sed	PS2	PS1	PS0

Bit	Mnemonic	Description	
7	WDTE	Watch Dog Timer Enable Bit	
6	Unused	-	
5	CLR	Watch Dog Timer Counter Clear Bit	
[4:3]	Unused	-	
2	PS2	Clock Source Divider Bit 2	
1	PS1	Clock Source Divider Bit 1	
0	PS0	Clock Source Divider Bit 0	

The WDT timeout delay is adjustable from 2ms to 262ms. The value of the PS2, PS1 and PS0 bits of the WDTC register define the timeout value, as shown in Table 28 below.

TABLE 28: TIME PERIOD AT 250KHZ

PS [2:0]	Divider (OSC in)	Overflow Period (ms)
000	128	2.048
001	64	4.096
010	32	8.192
011	16	16.384
100	8	32.768
101	4	65.536
110	2	131.072
111	1	262.144





Watch Dog Key Register (WDTKEY, 97h)

As an extra security feature, the WDTC register is "Read-Only" by default. In order to write a value into the WDTC register, the user must write values 1Eh and E1h (sequentially) to enable the WDTC Write attribute. This may be accomplished by the following two lines of code:

MOV WDTKEY, #1EH MOV WDTKEY, #E1H

Once the WDTC is set, the user must write 1Eh and E1h (sequentially) to the WDTKEY (97h) register to disable the WDTC write attribute. This may be accomplished by the following two lines of code:

MOV WDTKEY, #E1H MOV WDTKEY, #1EH

The table below represents the Watch Dog key register.

TABLE 29: WATCH DOG KEY REGISTER (WDTKEY) - SFR 97H

/	6	5	4
WDTKEY7	WDTKEY6	WDTKEY5	WDTKEY4
3	2	1	0
WDTKEY3	WDTKEY2	WDTKEY1	WDTKEY0





Specific Pulse Width Modulation (SPWM)

The VRS700 has 8 PWM channels shared with the Port1 pins. Each channel can be configured to operate with a resolution of 5 bits or 8 bits. The PWM time base is derived from the oscillator frequency.

Two SFR registers, SPWMCx and SPWMDx, are associated to each PWM channel. The SPWMCx register controls the resolution of the PWM output and its frequency and the SPWMDx register controls the duty cycle of the output.

SPWM Enable Register SPWME

To activate the PWM channels, the corresponding bit in the SPWME Register must be set to 1.

TABLE 30: SPWM ENABLE REGISTER SFR 9BH

7	6	5	4	
SPWM7E	SPWM6E	SPWM5E	SPWM4E	
3	2	1	0	
SPWM3E	SPWM2E	SPWM1E	SPWM0E	

Bit	Mnemonic	Description
7	SPWM7E	Set to 1 to Enable PWM channel 7
6	SPWM6E	Set to 1 to Enable PWM channel 6
5	SPWM5E	Set to 1 to Enable PWM channel 5
4	SPWM4E	Set to 1 to Enable PWM channel 4
3	SPWM3E	Set to 1 to Enable PWM channel 3
2	SPWM2E	Set to 1 to Enable PWM channel 2
1	SPWM1E	Set to 1 to Enable PWM channel 1
0	SPWM0E	Set to 1 to Enable PWM channel 0

SPWM Control Registers – SPWMCx,

Each one of the VRS700's eight SPWMs has an independent control register.

The addresses of these registers are provided in the table below.

TABLE 31: SPWM CONTROL REGISTERS ADDRESSES

	Address
SPWM Control register 0	D3h
SPWM Control register 1	D4h
SPWM Control register 2	D5h
SPWM Control register 3	D6h
SPWM Control register 4	DBh
SPWM Control register 5	DCh
SPWM Control register 6	DDh
SPWM Control register 7	DEh

The table below shows the configuration of a given SPWM control register.

TABLE 32: SPWM CONTROL REGISTER CONFIGURATION

7	6	5	4				
Unused							

3	2	1	0
Unused	PBS[7:0]	PFS[7:0]1	PFS[7:0]0

Bit	Mnemonic	Description
7	Unused	-
6	Unused	-
5	Unused	-
4	Unused	-
3	Unused	-
2	PBSx	This bit determines the channel bit
		resolution
		1: 5-bit channel resolution
		0: 8-bit channel resolution
1	PFSx1	Used to set the input clock frequency
0	PFSx0	divider. (See table below for details)

^{*}X = 0 to 7 (8 PWM)





The following table shows the relationship between the values of PFSx1 and PFSx0 and the value of the divider. Numerical values of the corresponding frequencies are also provided for a 10MHz & 20MHz oscillator.

TABLE 33: RELATIONSHIP BETWEEN PFS AND THE DIVIDER

PFS[7:0]1	PFS[70]0	Divider	SPWM clock, Fosc=12MHz	SPWM clock, Fosc=20MHz
0	0	0.5	20MHz	40MHz
0	1	1	10MHz	20MHz
1	0	2	5MHz	10MHz
1	1	4	2.5MHz	5MHz

SPWM Data Registers

The value put into the SPWM data register determines the duty cycle of the SPWM output waveform. There are 8 SPWM data registers in total. The table below gives the SFR address used by each of them.

TABLE 34: SPWMs DATA REGISTERS ADDRESSES

	Address
SPWM Data register 0	B3h
SPWM Data register 1	B4h
SPWM Data register 2	B5h
SPWM Data register 3	B6h
SPWM Data register 4	BBh
SPWM Data register 5	BCh
SPWM Data register 6	BDh
SPWM Data register 7	BEh

Note: When a given SPWM is configured to operate with a resolution of 5 bits (PBSx =1), its corresponding data register only uses the 5 least significant bits.



Example of SPWM Timing Diagram

FIGURE 20: SPWM TIMING DIAGRAM 5-BIT RESOLUTION CHANNEL





FIGURE 21: SPWM TIMING DIAGRAM 8-BIT RESOLUTION CHANNEL



Note: M = Content of SPWMDx

SPWM clock frequency = 1/T = Fosc/Divider

The SPWM output cycle frame frequency = SPWM clock frequency / 256





Crystal consideration

The crystal connected to the VRS700 oscillator input should be of a parallel type operating in fundamental mode.


The following table shows the value of the capacitors and the feedback resistor that must be used at different operating frequencies.

Valid for VRS700						
XTAL	3MHz	6MHz	9MHz			
C1	30 p	30 p	30 p			
C2	30 p	30 p	30 p			
R	open	open	open			
XTAL	12MHz	16MHz	23MHz			
C1	30 p	30 pF	15 pF			
C2	30 p	30 pF	15 pF			
R	open	open	62KO			

Note: Oscillator circuits may differ with different crystals or ceramic resonators in higher oscillation frequency.

Crystals or ceramic resonator characteristics vary from one manufacturer to the other.

The user should check the specific crystal or ceramic resonator technical literature available or contact the manufacturer to select the appropriate values for the external components.







Operating Conditions

TABLE 35: OPERATING CONDITIONS

Symbol	Description	Min.	Тур.	Max.	Unit	Remarks
TA	Operating temperature	0	25	70	°C	Ambient temperature under bias
TS	Storage temperature	-55	25	155	°C	
VCC3	Supply voltage	3	3.3	3.6	V	
Fosc 25	Oscillator Frequency	3.0	23	23	MHz	

DC Characteristics

TABLE 36: DC CHARACTERISTICS

TABLE 30. DC	CHARACTERISTICS					
Symbol	Parameter	Valid	Min.	Max.	Unit	Test Conditions
VIL1	Input Low Voltage	Port 0,1,2,3,4,#EA	-0.5	1.0	V	VCC =3.3V
VIL2	Input Low Voltage	RES, XTAL1	0	0.8	V	VCC =3.3V
VIH1	Input High Voltage	Port 0,1,2,3,4,#EA	2.0	VCC+0.5	V	VCC =3.3V
VI H2	Input High Voltage	RES, XTAL1	70% VCC	VCC+0.5	V	VCC =3.3V
VOL1	Output Low Voltage	Port 0, ALE, #PSEN		0.45	V	IOL=3.2mA
VOL2	Output Low Voltage	Port 1,2,3,4		0.45	V	IOL=1.6mA
VOH1	Output High Voltage	Port 0	2.4		V	IOH=-800uA
VOITI	Output riigir voitage	Forto	90%VCC		V	IOH=-80uA
VOH2	Output High Voltage	Port	2.4		V	IOH=-60uA
VONZ	Output High Voltage	1,2,3,4,ALE,#PSEN	90% VCC		V	IOH=-10uA
IIL	Logical 0 Input Current	Port 1,2,3,4		-75	uA	Vin=0.45V
ITL	Logical Transition Current	Port 1,2,3,4		-650	uA	Vin=2.OV
ILI	Input Leakage Current	Port 0, #EA		<u>+</u> 10	uA	0.45V <vin<vcc< td=""></vin<vcc<>
R RES	Reset Pull-down Resistance	RES	50	300	Kohm	
C-10	Pin Capacitance			10	pF	Fre =1 MHz, Ta=25°C
				15	mA	Active mode 23MHz
				10	mA	Active mode 16MHz
ICC	Power Supply Current	VDD		7.5	mA	Idle mode 23MHz
				6	mA	Idle mode, 16MHz
				150	uA	Power down mode

FIGURE 22: ICC IDLE MODE TEST CIRCUIT





FIGURE 23: ICC ACTIVE MODE TEST CIRCUIT







AC Characteristics

TABLE 37: AC CHARACTERISTICS

		Valid	f osc 16		Variable f osc				
Symbol	Parameter	Cycle	Min.	Type	Max.	Min.	Type	Max.	Unit
T LHLL	ALE Pulse Width	RD/WRT	115			2xT - 10			nS
T AVLL	Address Valid to ALE Low	RD/WRT	43			T - 20			nS
T LLAX	Address Hold after ALE Low	RD/WRT	53			T - 10			nS
T LLIV	ALE Low to Valid Instruction In	RD			240			4xT - 10	nS
T LLPL	ALE Low to #PSEN low	RD	53			T - 10			nS
T PLPH	#PSEN Pulse Width	RD	173			3xT - 15			nS
T PLIV	#PSEN Low to Valid Instruction In	RD			177			3xT -10	nS
T PXIX	Instruction Hold after #PSEN	RD	0			0			nS
T PXIZ	Instruction Float after #PSEN	RD			87			T + 25	nS
T AVI V	Address to Valid Instruction In	RD			292			5xT - 20	nS
T PLAZ	#PSEN Low to Address Float	RD			10			10	nS
T RLRH	#RD Pulse Width	RD	365			6xT - 10			nS
T WLWH	#WR Pulse Width	WRT	365			6xT - 10			nS
T RLDV	#RD Low to Valid Data In	RD			302			5xT - 10	nS
T RHDX	Data Hold after #RD	RD	0			0			nS
T RHDZ	Data Float after #RD	RD			145			2xT + 20	nS
T LLDV	ALE Low to Valid Data In	RD			590			8xT - 10	nS
T AVDV	Address to Valid Data In	RD			542			9xT - 20	nS
T LLYL	ALE low to #WR High or #RD Low	RD/WRT	178		197	3xT - 10		3xT + 10	nS
T AVYL	Address Valid to #WR or #RD Low	RD/WRT	230			4xT - 20			nS
T QVWH	Data Valid to #WR High	WRT	403			7xT - 35			nS
T QVWX	Data Valid to #WR Transition	WRT	38			T - 25			nS
T WHQX	Data Hold after #WR	WRT	73			T + 10			nS
T RLAZ	#RD Low to Address Float	RD						5	nS
T YALH	#W R or #RD High to ALE High	RD/WRT	53		72	T -10		T+10	nS
T CHCL	Clock Fall Time								nS
T CLCX	Clock Low Time								nS
T CLCH	Clock Rise Time								nS
T CHCX	Clock High Time								nS
T,TCLCL	Clock Period		63				1/fosc		nS






Data Memory Read Cycle Timing

The following timing diagram shows what occurs at each signal during a Data Memory Read Cycle.

FIGURE 24: DATA MEMORY READ CYCLE TIMING








Program Memory Read Cycle Timing

The following timing diagram shows what occurs at each signal during a Program Memory Read Cycle.

FIGURE 25: PROGRAM MEMORY READ CYCLE








Data Memory Write Cycle Timing

The following timing diagram shows what occurs at each signal during a Data Memory Write Cycle.

FIGURE 26: DATA MEMORY WRITE CYCLE TIMING








I/O Ports Timing

The following timing diagram shows what occurs during I/O Port Timing.

FIGURE 27: I/O PORTS TIMING








Timing Critical Requirement of the External Clock (VSS=0.0v is assumed)


FIGURE 28: TIMING REQUIREMENT OF THE EXTERNAL CLOCK (VSS=0.0V IS ASSUMED)



External Program Memory Read Cycle

The following timing diagram shows what occurs at each signal during an External Program Memory Read Cycle.

FIGURE 29: EXTERNAL PROGRAM MEMORY READ CYCLE








External Data Memory Read Cycle

The following timing diagram shows what occurs at each signal during an External Data Memory Read Cycle.

FIGURE 30: EXTERNAL DATA MEMORY READ CYCLE








External Data Memory Write Cycle

The following timing diagram shows what occurs at each signal during an External Data Memory Write Cycle.


FIGURE 31: EXTERNAL DATA MEMORY WRITE CYCLE








Plastic Chip Carrier (PLCC)





Note:

- 1. Dimensions D & E do not include interlead Flash.
- 2. Dimension B1 does not include dambar protrusion/intrusion.
- 3. Controlling dimension: Inch
- 4. General appearance spec should be based on final visual inspection spec.






TABLE 38: DIMENSIONS OF PLCC-44 CHIP CARRIER


The second secon						
Symbol	Dimension in inch	Dimension in mm				
Symbol	Minimal/Maximal	Minimal/Maximal				
Α	-/0.185	-/4.70				
Al	0.020/-	0.51/				
A2	0.145/0.155	3.68/3.94				
bl	0.026/0.032	0.66/0.81				
b	0.016/0.022	0.41/0.56				
С	0.008/0.014	0.20/0.36				
D	0.648/0.658	16.46/16.71				
Е	0.648/0.658	16.46/16.71				
е	0.050 BSC	1.27 BSC				
GD	0.590/0.630	14.99/16.00				
GE	0.590/0.630	14.99/16.00				
HD	0.680/0.700	17.27/17.78				
HE	0.680/0.700	17.27/17.78				
L	0.090/0.110	2.29/2.79				
?	-/0.004	-/0.10				
?y	/	/				



Plastic Quad Flat Package







Note:

- 1. Dimensions D1 and E1 do not include mold protrusion.
- 2. Allowance protrusion is 0.25mm per side.
- 3. Dimensions D1 and E1 do not include mold mismatch and are determined datum plane.
- 4. Dimension b does not include dambar protrusion.
- 5. Allowance dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the lead foot.

TABLE 39: DIMENSIONS OF QFP-44 CHIP CARRIER

TABLE 39. DIMENSIONS OF QFF-44 CHIP CARRIER							
Symbol	Dimension in in.	Dimension in mm					
Symbol	Minimal/Maximal	Minimal/Maximal					
Α	-/0.100	-/2.55					
A1	0.006/0.014	0.15/0.35					
A2	0.071 / 0.087	1.80/2.20					
b	0.012/0.018	0.30/0.45					
С	0.004 / 0.009	0.09/0.20					
D	0.520 BSC	13.20 BSC					
D1	0.394 BSC	10.00 BSC					
D2	0.315	8.00					
E	0.520 BSC	13.20 BSC					
E1	0.394 BSC	10.00 BSC					
E2	0.315	8.00					
е	0.031 BSC	0.80 BSC					
L	0.029 / 0.041	0.73/1.03					
L1	0.063	1.60					
R1	0.005/-	0.13/-					
R2	0.005/0.012	0.13/0.30					
S	0.008/-	0.20/-					
? 1	0°/7°	as left					
? 1	0°/ -	as left					
? 2	10° REF	as left					
? 3	7° REF	as left					
?C	0.004	0.10					





Disclaimers

Right to make change - Goal Semiconductor reserves the right to make changes to its products - including circuitry, software and services - without notice at any time. Customers should obtain the most current and relevant information before placing orders.

Use in applications - Goal Semiconductor assumes no responsibility or liability for the use of any of its products, and conveys no license or title under any patent, copyright or mask work right to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Customers are responsible for product design and applications using Goal Semiconductor parts. Goal Semiconductor assumes no liability for applications assistance or customer product design.

Life support - Goal Semiconductor products are not designed for use in life support systems or devices. Goal Semiconductor customers using or selling Goal products for use in such applications do so at their own risk and agree to fully indemnify Goal Semiconductor for any damages resulting from such applications.