



I90188-PCI/Utopia Interface Chip

Features

- PCI Interface
 - Compliant with PCI Specification v2.2
 - 32-bit address/data bus
 - Bus frequency up to 33 MHz
 - Supports PCI master/slave device
 - Supports +3.3V or +5V PCI interface
- Utopia Interface
 - Utopia level 1 and 2 support for D0 and D3 hot
 - 8-bit data path
 - Full duplex
 - Cell-based-only
- Supports T1.413 issue 2, ITU-T G.992.1 (G.dmt), and G.992.2 (G.lite) full rate speed
- ITeX I90135 interface
- AC'97 Digital Controller
 - Compliant with AC'97 Component Specification R2.1
 - Provides standard AC97-link interface for AC'97 modem codec
 - Supports multiple sample rates
 - Eight general purpose I/O pins
 - Can be individually enabled or disabled via software configuration registers
 - Can be individually set as input or output via software configuration registers
- +3.3V & +5V Power Supply
- Package: 160-pin PQFP


General Description

The I90188 is a PCI to the Utopia interface and an AC97-link digital bridge device. The I90188 has an 8-bit full duplex cell-based-only Utopia interface that connects to an ADSL controller. The AC'97 digital controller provides an Intel AC'97 v2.1 standard AC-link interface. The device's 32-bit PCI interface supports PCI slave/master devices, and is PCI specification v.2.2 compliant.

The I90188 requires a single 25 MHz clock frequency input and supports a 3.3V power supply. The I90188 is available in a 160-pin PQFP.




Block Diagram





Pin Diagram





Pinout Table

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	GND	41	V3	81	GND	121	V3
2	IDSEL	42	AD4	82	RXADDR1	122	SCANTEST
3	AD23	43	AD3	83	RXADDR0	123	SCANMODE
4	AD22	44	AD2	84	RXD7	124	TXRXON
5	AD21	45	AD1	85	RXD6	125	OHK
6	V3	46	GND	86	RXD5	126	GND
7	AD20	47	AD0	87	V5	127	DSL/V90#
8	AD19	48	PME#	88	RXD4	128	RINGDET
9	AD18	49	TMODE0	89	RXD3	129	LCDET
10	AD17	50	GPIO0	90	RXD2	130	PILTONE
11	GND	51	V5	91	RXD1	131	GND
12	AD16	52	PWRLOSS#	92	RXD0	132	XOUT
13	C/BE2#	53	EPROM_DI	93	SRESET#	133	V5
14	FRAME#	54	EPROM_CLK	94	GND	134	XIN
15	IRDY#	55	EPROM_CS	95	ARESET#	135	V5
16	V3	56	EPROM_DO	96	INT#	136	ACRESET#
17	TRDY#	57	V3	97	READY#	137	SYNC
18	DEVSEL#	58	EPROM_SEL	98	WR/RD#	138	V35-AC97
19	STOP#	59	TXADDR0	99	CS#	139	SDATA_IN
20	GND	60	TXADDR1	100	ALE	140	BIT_CLK
21	PERR#	61	TXD0	101	BE1	141	V35-AC97
22	SERR#	62	TXD1	102	SAD15	142	SDATA_OUT
23	PAR	63	GND	103	SAD14	143	GND
24	C/BE1#	64	TXD2	104	SAD13	144	INTA
25	V3	65	TXD3	105	V3	145	PCIRST#
26	AD15	66	TXD4	106	SAD12	146	PCICLK
27	AD14	67	TXD5	107	SAD11	147	GNT#
28	AD13	68	V3	108	SAD10	148	REQ#
29	AD12	69	TXD6	109	SAD9	149	V3
30	GND	70	TXD7	110	SAD8	150	AD31
31	AD11	71	TXENB#	111	SAD7	151	AD30
32	AD10	72	TXCLAV	112	GND	152	AD29
33	AD9	73	TXSOC	113	SAD6	153	AD28
34	AD8	74	GND	114	SAD5	154	AD27
35	V3	75	TXCLK	115	SAD4	155	GND
36	C/BE0#	76	RXENB#	116	SAD3	156	AD26
37	AD7	77	RXCLAV	117	SAD2	157	AD25
38	AD6	78	RXSOC	118	SAD1	158	AD24
39	AD5	79	RXCLK	119	SAD0	159	C/BE3#
40	GND	80	V3	120	GND	160	V3



Pin Description

Symbol	Pin #	Type	Description												
POWER SUPPLIES															
V3	6, 16, 25, 35, 41, 57, 68, 80, 105, 121, 149, 160	PWR	+3.3V OR +5V Power Supply for PCI bus, I90135 and Utopia Interface.												
V35-AC97	138, 141	PWR	+3.3V OR +5V Power Supply for AC'97 (AC-LINK) Interface												
V5	51, 87, 133, 135	PWR	+5V Power Supply for PUB core.												
GND	1, 11, 20, 30, 40, 46, 63, 74, 81, 94, 112, 120, 126, 131, 143, 155	GND	Ground.												
PCI BUS INTERFACE SIGNALS															
AD[31:0]	150 - 154, 156 - 158, 3 - 5, 7 - 10, 12, 26 - 29, 31 - 34, 37 - 39, 42 - 45, 47.	DI/O	PCI Multiplexed Address / Data 31 - 0. 32-bit bi-directional address/data multiplexed lines AD31 is the MSB and ADO is the LSB. The direction of these pins are defined below: <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;"><u>PHASE</u></td> <td style="text-align: center;"><u>Bus Master</u></td> <td style="text-align: center;"><u>Target</u></td> </tr> <tr> <td style="text-align: center;">Address Phase</td> <td style="text-align: center;">Output</td> <td style="text-align: center;">Input</td> </tr> <tr> <td style="text-align: center;">Read Data Phase</td> <td style="text-align: center;">Input</td> <td style="text-align: center;">Output</td> </tr> <tr> <td style="text-align: center;">Write Data Phase</td> <td style="text-align: center;">Output</td> <td style="text-align: center;">Input</td> </tr> </table>	<u>PHASE</u>	<u>Bus Master</u>	<u>Target</u>	Address Phase	Output	Input	Read Data Phase	Input	Output	Write Data Phase	Output	Input
<u>PHASE</u>	<u>Bus Master</u>	<u>Target</u>													
Address Phase	Output	Input													
Read Data Phase	Input	Output													
Write Data Phase	Output	Input													
C/BE[3:0]#	159, 13, 24, 36	DI/O	Command/Byte Enable 3 - 0 #. Multiplexed bus command and byte enables.												
DEVSEL#	18	DI/O	Device Select #. When driven active low, the signal indicates the driving device has decoded its address as the target of the current access. This pin acts as an output pin when the I90188 (including ISA slave) is the slave of PCI bus cycle transaction. Otherwise, it is an input pin.												
TRDY#	17	DI/O	Target Ready #. This signal indicates that the target of the current data phase of the transaction is ready to be completed. This pin acts as an output pin when the I90188 (including ISA slave) is the slave of the PCI bus cycle transaction. Otherwise, it is an input pin.												
IRDY#	15	DI/O	Initiator Ready #. This signal indicates that the initiator is ready to complete the current data phase of the transaction. This pin acts as an output pin when the I90188 is the bus master of the PCI bus. Otherwise, it is an input pin.												
FRAME#	14	DI/O	FRAME #. This signal is driven by the initiator to indicate the beginning and duration of a PCI access.												
IDSEL	2	DI	Initialization Device Select. This signal is used as a chip select during configuration read and write transactions.												
PAR	23	DI/O	Parity This signal is used for the even parity check on both AD[31:0] & C/BE[3:0]# lines. The PAR input/output direction follows the												



Symbol	Pin #	Type	Description
			AD[31:0] input/output direction.
PERR#	21	DI/O	Parity Error #. This signal is used for reporting data parity errors during all PCI transactions except a Special Cycle. PERR# is an output when AD[31:0] & PAR
SERR#	22	DO	System Error. This signal is used for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. When reporting address parity errors, SERR# is an output.
STOP#	19	DI/O	Stop. This signal indicates that the current target is requesting the initiator to stop the current transaction. This pin acts as an output pin when the I90188 (including ISA slave) is the slave of the PCI bus cycle transaction. Otherwise, it is an input pin.
REQ#	148	DO	PCI Bus Request. This signal is asserted to request the host bridge to allow the I90188 to become the PCI bus master.
GNT#	147	DI	PCI Bus Grant. This signal is asserted from the host bridge allowing the device to become the PCI bus master.
PCICLK	146	DI	33 MHz PCI Clock.
PCIRST#	145	DI	PCI Bus Reset. PCIRST# is used to reset PCI bus devices.
INTA	144	DO	PCI Interrupt A.
PME#	48	DO	Power Management Event This signal is used to report a power management event to the bus.
I90135 CONFIGURATION INTERFACE SIGNALS (Note: The PCLK [Processor Clock] equals to PCICLK = 33MHz)			
SRESET#	93	DO	I90135 Configuration Interface Reset #. This pin is used to reset the I90135 configuration interface.
SAD[15:0]	102 - 104, 106 - 111, 113 - 119	DI/O	I90135 Configuration Interface multiplexed Address / Data 15 - 0.
BE1	101	DI	I90135 Address [1] Input.
ALE	100	DI/O	I90135 Address Latch Enable. This signal is used to latch the address of the internal register to be accessed.
WR/RD#	98	DI/O	I90135 Configuration Write / Read #. This signal specifies the direction of the I90135 configuration register access cycle.
CS#	99	DO	I90135 Chip Select. This signal indicates I90135 chip selected.
READY#	97	DI/O	I90135 Ready #. This signal controls the OBC (On-Board Controller) bus cycle termination.
INT#	96	DO	I90135 Configuration Interrupt #. This signal request the OBC for interrupt service.
UTOPIA (ATM Cell) INTERFACE SIGNALS			



Symbol	Pin #	Type	Description
TXADDR[1:0]	60 - 59	DO	Utopia Transmit Multiple PHY Address 1 - 0. Two bits wide true data driven from the ATM to MPHY layer to poll and select the appropriate MPHY device. TXADDR[1] is the MSB. Each MPHY device needs to maintain its address.
TXD[7:0]	70 - 69, 67 - 64 62 - 61	DO	Utopia Transmit Data 7 - 0. High octet of data. Most significant octet of transmit data, driven from ATM to PHY. TXD[7] is the MSB, TXD[0] is the LSB of the 8-bit data path.
TXSOC	73	DO	Utopia Transmit Start of Cell Indication.
TXENB#	71	DO	Utopia Transmit Enable #. In multiple PHY configurations, TXDENB# is used to tri-state TXDATA and TXSOC PHY layer outputs.
TXCLAV	72	DO	Utopia Transmit Cell Available. In multiple PHY configurations
TXCLK	75	DO	Utopia Transmit Clock. The Utopia Transmit clock frequency is the same as the PUB 25 MHz clock.
RXADDR[1:0]	83 - 82	DI	Utopia Receive Multiple PHY Address 1 - 0. Two bits wide true data driven from the ATM to MPHY layer to poll and select the appropriate MPHY device. RXADDR[1] is the MSB. Each MPHY device needs to maintain its address.
RXD[7:0]	84 - 86, 88 - 92	DI	Utopia Receive Data 7 - 0. High octet of data. Most significant octet of Receive data, driven from PHY to ATM. RXD[7] is the MSB, RXD[0] is the LSB of the 8-bit data path.
RXSOC	78	DI	Utopia Receive Start of Cell Indication.
RXENB#	76	DO	Utopia Receive Enable #. In multiple PHY configurations, RXDENB# is used to tri-state RXDATA and RXSOC PHY layer outputs.
RXCLAV	77	DI	Utopia Receive Cell Available. In multiple PHY configurations
RXCLK	79	DO	Utopia Receive Clock. The Utopia Receive clock frequency is the same as the PUB 25 MHz clock.
AC-LINK AC'97 INTERFACE SIGNALS			
ACRESET#	136	DO	AC'97 Master Reset #.
SYNC	137	DO	48 KHz Fixed Rate Sample SYNC.
SDATA_IN	139	DI	Serial, time division multiplexed, AC ' 97 input stream.
BIT_CLK	140	DI	12.288 MHz Serial Data Bit Clock.
SDATA_OUT	142	DO	Serial, time division multiplexed, AC ' 97 Output stream.
MISCELLANEOUS SIGNALS			
ARESET#	95	DO	ADSL Controller Reset #.
TXRXON	124	DI	Transmit / Receive ON. This is an output signal for LED to indicate the ADSL is transmitting (LED on) or receiving (LED off).
OHK	125	DO	Off Hook. This signal indicates the handset is off hook.



Symbol	Pin #	Type	Description
SCANTEST	122	DI	<i>SCAN Test Input</i>
SCANMODE	123	DI	<i>SCAN Mode Input</i>
DSL/V90#	127	DO	<i>DSL or V.90 # select.</i>
RINGDET	128	DI	<i>Ring Detect.</i>
LCGDET	129	DI	<i>Loop Current Sense.</i>
PILTONE	130	DI	<i>Pilot Tone.</i>
XOUT	132	DO	<i>25 MHz Crystal Output.</i>
XIN	134	DI	<i>25 MHz Crystal Input.</i>
TMODE0	49	DI	<i>Test Mode Control 0.</i>
PWRLOSS#	52	DI	<i>Power Loss Input Signal</i>
EPROM_DI	53	DO	<i>Data Input to the serial EPROM</i>
EPROM_CLK	54	DO	<i>Clock signal to the serial EPROM</i>
EPROM_CS	55	DO	<i>Chip Select signal to the serial EPROM</i>
EPROM_DO	56	DI	<i>Data Output from the serial EPROM</i>
EPROM_SEL	58	DI	<i>Select Signal from serial EPROM</i>
GPIO0	50	DI/O	<i>General Purpose Input / Output 0.</i>



Copyright © 1998 ITeX, Inc.

This is Preliminary document release. All specifications are subject to change without notice. The material contained in this document supersedes all previous documentation issued for the related products included herein. Please contact ITeX, Inc. for the latest document(s).

All sales are subject to ITeX's Standard Terms and Conditions, a copy of which can be obtained by contacting your ITeX sales representative.

ITeX and I90188 are trademarks of ITeX, Inc.

All trademarks are the properties of their respective owners.

All specifications are subject to change without notice.

Additional information, extra copies of this manual or other ITeX literature may be obtained from the following locations:

ITeX Inc. (USA)	Phone: (408) 980-8689
Marketing Department	Fax: (408) 980-8831
2710 Walsh Avenue	
Santa Clara, CA 95051	
U.S.A.	

ITeX Inc. (USA)	Phone: (512) 388-7880
Eastern U.S.A. Sales Office	Fax: (512) 388-3108
896 Summit St., #105	
Round Rock, TX 78664	
U.S.A.	

ITeX, Inc.	Phone: (02) 2659-1256
Marketing Department	Fax: (02) 2657-3768
7F, No. 435, Jui kuang Road	
Taipei 114, Taiwan, R.O.C.	

©1998 ITeX™ and Alcatel Alsthom. ITeX™ is a trademark of Integrated Telecom Express, Inc. All other trademarks are the sole property of their respective owners. Windows is a trademark of Microsoft Corporation. ITeX's Standard Terms and Conditions, available upon request, apply to all sales. All specifications are subject to change without notice.