

ChromaCast

82C205
LCD Monitor Controller

Advance Information CONFIDENTIAL

Revision 1.0 912-1000-024 7/8/99

Copyright

No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, manual, or otherwise, without the prior written permission of OPTi Inc., 1440 McCarthy Blvd. Milpitas, CA 95035.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

1440 McCarthy Blvd. Milpitas, CA 95035

Tel: (408) 486-8000 Fax: (408) 486-8001

WWW: http://www.opti.com



Table of Contents

1.	FE/	ATUF	RES	1
2.	OV	ERV	IEW	
3.			DEFINITIONS	
	3.1.		DIAGRAM	
	3.2.		LISTING	
3	3.3.		NAL DESCRIPTIONS	
	3.3.		Terminology/Nomenclature Conventions	
	3.3.		CPU and System Interface	
	3.3.		NTSC/PAL Decoder Interface	
	3.3.		DRAM Interface	
	3.3.		Panel Interface Signals	
_	3.3.		Power and Ground Signals	
	3.4.		T MODE SIGNALS	
	3.5.		WER AND GROUND PINS	
3	3.6.		NER UP STRAPPING ASSIGNMENTS	
	3.6.		Panel Type	
	3.6.		Register Base Address Strapping	
4.	FUI		ONAL DESCRIPTION	
4	l.1.		ERNAL BLOCK DIAGRAM	
4	l.2.		RO-CONTROLLER INTERFACE	
4	l.3.		JT SOURCE	
4	1.4.		OMATIC RESOLUTION DETECTION	
4	l.5.		MODE	
4	l.6.	FUL	L SCALE AND CENTERING OPTIONS	16
4	l.7.		NTRAST/BRIGHTNESS CONTROL	
4	l.8.	ON	SCREEN DISPLAY	16
4	l.9.	DITI	HERING	17
4	1.10.	V	ERSATILE PANEL SUPPORT	17
4	1.11.	С	CLOCK GENERATION	17
4	1.12.	D	PRAM INTERFACE	18
5.	RE	GIST	ER DESCRIPTIONS	19
5	5.1.	REV	/ISION REGISTER	19
5	5.2.	Sys	STEM CONTROL REGISTER	19

Advance Information

82C205

	5.3.	MEMORY CONTROL REGISTERS	. 19
	5.4.	OSD REGISTERS	. 22
	5.5.	DITHER REGISTER SETTINGS	. 23
	5.6.	CAPTURE CRTC REGISTERS	. 23
	5.7.	Scaling Registers	. 25
	5.8.	CONTRAST AND BRIGHTNESS CONTROL REGISTERS	. 27
	5.9.	VIDEO INPUT SOURCE SELECTION REGISTERS	. 27
	5.10.	RESOLUTION DETECTION REGISTERS	. 28
	5.11.	TV DECODER INTERFACE REGISTERS	. 29
	5.12.	DISPLAY HORIZONTAL SCALING	. 30
	5.13.	DISPLAY CRTC REGISTERS	. 30
	5.14.	PANEL REGISTERS	. 33
	5.15.	BANDWIDTH CONSERVATION REGISTERS	. 34
	5.16.	INTERRUPT CONTROL REGISTERS	. 34
	5.17.	CLUT Access Control	. 35
	5.18.	ADC AND PLL CONTROL REGISTERS	. 35
	5.19.	POWER MANAGEMENT REGISTERS	. 35
	5.20.	CLUT REGISTERS	. 36
	5.21.	STATUS REGISTERS	. 38
	5.22.	I/O CONTROL REGISTERS	. 39
õ.	TIM	ING INFORMATION AND WAVEFORMS	. 40
	VERTI	CAL TIMING FOR TFT PANEL	. 40
	6.2.	HORIZONTAL TIMING FOR TFT PANEL	. 41
	DETAI	OF PIXEL CLOCK TIMING	. 41
	6.4.	MICRO-CONTROLLER INTERFACE	. 41
7	ასგ	-DIN DOED MECHANICAL DRAWING	47



1. Features

Digital Input Support

- 24-bit digital input
- 300 Mb/sec data rate

Full Screen Image Scaling At All Resolutions

 Incoming video scaled via high quality interpolation/decimation filters to full panel screen size

Multiple LCD Panel Type Support

- 9, 12, 18, 24, 36 bit TFT panel resolution from 640x480 up to 1280x1024
- Drives Single/Multiple Pixels per Clock
- 90 Hz panel refresh rate for TFT

Super OSD Support

- 16-color OSD support
- Transparent, translucent, inverted video, and blinking color attribute support

Multi-sync support

- Supports incoming video with resolutions from 640x480 up to 1280x1024
- Automatic incoming resolution detection

- Horizontal frequency from 15 to 70 kHz
- Vertical frequency from 40 to 85 Hz

Host Interface

• Direct 8-bit micro-controller interface (8051-compatible)

LCD TV Support

- Direct video decoder interface support for LCD TV applications
- High quality scale up algorithm for TV input

VESA Compliant

- DPMS for Display Power Management
- FPDI-1 Flat Panel Display Interface
- LVDS and PanelLink transceiver interface for FPDI-2 (24 bpp mode)

Electrical/Physical Specification

- 0.35 **m**m process
- 3.3 Volt power supply
- 5V-tolerant I/O
- 208 PQF package

Advance Information

82C205



Page 2 Revision 1.0



2. Overview

This data book describes the ChromaCast 82C205 LCD monitor controller, a cost reduced solution for LCD (liquid crystal display) monitor control from OPTi Inc. The ChromaCast solution supports a 64-bit DRAM interface for data buffering, an 8051-compatible micro-controller interface, a 24-bit digital interface that can be used with an RGB A/D converter, a PanelLink™ receiver, or an NTSC/PAL decoder, and direct drive control for TFT panels.

ChromaCast 82C205 is packaged in a 208-pin PQF package. 82C205 is a cost-effective, high-performance universal panel controller. Figure 1 shows a system configuration using the 82C205.




Figure 1. ChromaCast 82C205 System Diagram

912-1000-024 Page 3

Advance Information

82C205




Page 4 Revision 1.0



3. Signal Definitions

3.1. Pin Diagram



912-1000-024 Page 5

3.2. Pin Listing

Pin No.	Signal Name
1	GND (G2)
2	R0
3	R1
4	R2
5	R3
6	R4
7	R5
8	R6
9	R7
10	G0
11	G1
12	G2
13	G3
14	G4
15	G5
16	G6
17	G7
18	В0
19	B1
20	B2
21	B3
22	B4
23	B5
24	B6
25	B7
26	VCC3 (P0/P2)
27	VCLK1
28	HSYNC+TV_HS
29	VSYNC+TV_VS
30	TV_CK2
31	GND (G0)
32	FPFRAME
33	FPLINE
34	DE

Pin No.	Signal Name
35	GND (G1)
36	FPSHIFT
37	AGND_SRAM (AGS)
38	FPDG11
39	FPDG10
40	VCC3_SRAM (APS)
41	FPDG9
42	FPDG8
43	FPDG7
44	FPDG6
45	VCC3_LCD (P1)
46	FPDG5
47	FPDG4
48	FPDG3
49	FPDG2
50	FPDG1
51	FPDG0
52	VCC3_PLL3 (AP3)
53	AGND_PLL3 (AG3)
54	GND (G1)
55	FPDB11
56	FPDB10
57	FPDB9
58	FPDB8
59	FPDB7
60	FPDB6
61	VCC3_LCD (P1)
62	FPDB5
63	FPDB4
64	FPDB3
65	FPDB2
66	VCC3_SRAM (APS)
67	FPDB1
68	FPDB0

Pin No.	Signal Name
69	AGND_SRAM (AGS)
70	FPDR11
71	VCC3_SRAM (APS)
72	FPDR10
73	AGND_SRAM (AGS)
74	FPDR9
75	FPDR8
76	FPDR7
77	FPDR6
78	FPDR5
79	FPDR4
80	VCC3_LCD (P1)
81	FPDR3
82	FPDR2
83	FPDR1
84	FPDR0
85	MD63
86	MD62
87	MD61
88	MD60
89	MD59
90	MD58
91	MD57
92	MD56
93	DQM7#
94	VCC3 (P0/P2)
95	MD55
96	MD54
97	MD53
98	MD52
99	GND (G0)
100	MD51

912-1000-024

Page 6 Revision 1.0

Pin No.	Signal Name
101	MD50
102	MD49
103	GND (G2)
104	AGND_PLL2 (AG2)
105	AVCC_PLL2 (AP2)
106	MD48
107	DQM6#
108	MD47
109	MD46
110	MD45
111	MD44
112	VCC3 (P2)
113	MD43
114	MD42
115	MD41
116	MD40
117	DQM5#
118	MD39
119	MD38
120	MD37
121	MD36
122	MD35
123	MD34
124	MD33
125	MD32
126	DQM4#
127	SDCS#
128	SDRAS#
129	SDCAS#
130	GND (G0)
131	SDWE#
132	BS
133	VCC3 (P0/P2)
134	MA9
135	MA8
136	MA7

Pin No.	Signal Name
137	MA6
138	MA5
139	MA4
140	MA3
141	MA2
142	MA1
143	MA0
144	MCLK
145	MD31
146	MD30
147	MD29
148	MD28
149	MD27
150	MD26
151	MD25
152	MD24
153	DQM3#
154	MD23
155	MD22
156	GND (G2)
157	MD21
158	MD20
159	MD19
160	MD18
161	MD17
162	MD16
163	DQM2#
164	GND (G0)
165	MD15
166	MD14
167	MD13
168	MD12
169	MD11
170	MD10
171	MD9
172	MD8

Pin No.	Signal Name
173	DQM1#
174	VCC3 (P0/P2)
175	MD7
176	MD6
177	MD5
178	MD4
179	MD3
180	MD2
181	MD1
182	MD0
183	DQM0#
184	CPUAD15
185	CPUAD14
186	CPUAD13
187	CPUAD12
188	CPUAD11
189	CPUAD10
190	CPUAD9
191	CPUAD8
192	CPUAD7
193	CPUAD6
194	CPUAD5
195	CPUAD4
196	CPUAD3
197	CPUAD2
198	CPUAD1
199	CPUAD0
200	VCC3 (P2)
201	CPUINT+TESTOUT
202	PSEN#
203	ALE+TMODE
204	CPU_WR#+TSCAN_EN
205	CPU_RD#+TEST_IN
206	REFCLK
207	RESET#
208	TMS



3.3. Signal Descriptions

3.3.1. Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion", indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation", indicates that a signal is inactive.

3.3.2. CPU and System Interface

Signal Name	Pin No.	Signal Type	Signal Description
CPU_RD# TEST_IN	205	I	CPU active low read strobe when TMS=0. Test Input for Nand Tree and Tri-state tests when TMS=1
CPU_WR# TSCAN_EN	204	I	CPU active low write strobe when TMS=0. Reserved Input for tests when TMS=1
ALE+TMODE	203	I	CPU Address latch enable. ChromaCast latches address from CPU address/data bus at negative edge of ALE. When TMS=1, TMODE selects between NAND tree and tri-state testing (see Section 3.4, "Test Mode Signals").
CPUAD_[15:5] CPUAD_[7:0]	190 - 199	I I/O	CPU address/data bus bits [15:0] Low Byte ([7:0]) is multiplexed data and the lower address byte. Upper Byte (15:8) is upper address byte.
CPUINT + TESTOUT	201	0	CPU active low interrupt when TMS=0. Test Output for Nand Tree and Tri-state Tests when TMS=1
RESET#	207	I	ChromaCast System Reset (active low). The minimum RESET time is 1ms, i.e. the RESET signal should stays active for at least 1ms after power is stabilized.
REFCK	206	I	Reference Clock. 14.318 MHz reference clock driven externally. This same 14MHz clock must be used to drive the external microcontroller.
PSEN#	202	I	Program strobe enable. Active low signal indicates that the CPU needs to fetch a progarm instruction.
TMS	208	I	Test Mode Select – Sets test mode at power-up (see Secton 3.4, "Test Mode Signals"). TMS=0: Normal operation TMS=1: Test mode

Page 8 Revision 1.0

3.3.3. NTSC/PAL Decoder Interface

Signal Name	Pin No.	Signal Type	Signal Description
R[7:0]	2-9	I	Digital Red Input
G[7:0]	10- 17	I	Digital Green Input OR – Digital Luminance Data input for 16-bit NTSC/PAL Decoder Interface or Digital Luminance and Chrominance Data input for 8-bit NTSC/PAL Decoder Interface.
B[7:0]	18- 25	I	Digital Blue Input OR – Digital Chrominance Data input for 16-bit NTSC/PAL Decoder Interface.
VCLK1	27	I	Video Capture Clock from external line-locked PLL
TV_CK2	30	I	Clock from the NTSC/PAL Decoder.
HSYNC TV_HS	28	I	Horizontal Sync signal from VGA – OR – HREF signal from NTSC/PAL Decoder
VSYNC	29	I	Vertical Sync signal from VGA – OR –
TV_VS			Odd/Even flag from NTSC/PAL Decoder.

3.3.4. DRAM Interface

Signal Name	Pin No.	Signal Type	Signal Description
DQM#[7:0]	93,	0	Data Mask (DQM) for SDRAM.
	107,		
	117,		
	126,		
	153,		
	163,		
	173, 183		
		_	
BS	132	0	SDRAM Bank Select (Active low)
MCLK	144	I/O	Memory clock for Memory Controller and SDRAM.
			Internal MCK PLL or External oscillator provides this clock.
MD[63:0]	See	I/O	Memory data bus (64-bit).
	Sec		
	3.1		
MA[9:0]	134	0	Memory address bus signals.
	-		
	143		
SDRAS#	128	0	SDRAM RAS (Active Low)
SDCAS#	129	0	SDRAM CAS (Active Low)

Signal Name	Pin No.	Signal Type	Signal Description
SDCS#	127	0	SDRAM Chip Select (Active Low)
			EDO RAS (Active Low)
SDWE#	131	0	Write Enable (Active Low)

3.3.5. Panel Interface Signals

Signal Name	Pin No.	Signal Type	Signal Description
FPFRAME	32	0	Flat panel FRAME signal. Analogous to vertical sync. Programmable polarity.
FPLINE	33	0	Flat panel line signal. Analogous to horizontal sync. Programmable polarity.
FPSHIFT	36	0	Shift clock. Analogous to pixel clock. Shift Clock can be programmed to be gated by DE.
DE	34	0	Panel enable (data ready) signal for display. Also known as DRDY.
FPDR[11:0]	70- 83	0	Flat Panel Red Display Data for TFT Mode (See Section 3.3.6.1 below for complete mapping)
FPDG[11:0]	39- 57	0	Flat Panel Green Display Data (See Section 3.3.6.1 below for complete mapping)
FPDB[11:0]	55- 68	0	Flat Panel Blue Display Data (See Section 3.3.6.1 below for complete mapping)

3.3.6. Power and Ground Signals

Signal Name	Pin No.	Signal Type	Signal Description
VCC3 (P0/P2)	26,	Р	Core power plane. Also supplies I/O power for CPU, YUV and DRAM.
	94, 112,		
	133,		
	174,		
	200		
VCC_SRAM	40,	Р	SRAM power plane
(APS)	66, 71		
VCC DILA		Ъ	DLL2 nower plans
VCC_PLL2 (AP2)	105	Р	PLL2 power plane
VCC3_PLL3 (AP3)	52	Р	PLL3 power plane
VCC3_LCD (P1)	45, 61, 80	Р	Power plane for LCD

Page 10 Revision 1.0

Signal Name	Pin No.	Signal Type	Signal Description
AGND_SRAM (AGS)	37, 69, 73	Р	Analog ground for SRAM
AGND_PLL2 (AG2)	104	Р	Analog ground for PLL2
AGND_PLL3 (AG3)	53	Р	Analog ground for PLL3
GND (G0)	31, 99, 130, 164	G	Digital ground for core plane
GND (G1 and G2)	1, 35, 54, 103, 156,	G	Digital ground for all I/O planes

3.3.6.1. TFT Panel Data Pin Mapping

(O: pixel#1,3,5...; E: pixel#2,4,6...)

Mode	Red (O)	Red (E)	Green (O)	Green (E)	Blue (O)	Blue (E)
A-333-S09	FPDR[7:5]		FPDG[7:5]		FPDB[7:5]	
A-333-S18	FPDR[7:5]	FPDR[15:13]	FPDG[7:5]	FPDG[15:13]	FPDB[7:5]	FPDB[15:13]
A-444-S12	FPDR[7:4]		FPDG[7:4]		FPDB[7:4]	
A-444-S24	FPDR[7:4]	FPDR[15:12]	FPDG[7:4]	FPDG[15:12]	FPDB[7:4]	FPDB[15:12]
A-666-S18	FPDR[7:2]		FPDG[7:2]		FPDB[7:2]	
A-666-S36	FPDR[7:2]	FPDR[15:10]	FPDG[7:2]	FPDG[15:10]	FPDB[7:2]	FPDB[15:10]
A-888-S24	FPDR[7:0]		FPDG[7:0]		FPDB[7:0]	

3.4. Test Mode Signals

Signal Name	Pin No.	Signal Type	Signal	Description			
TMS	208	I	Test M	lode Select	 Sets mode at power-up 		
			TMS	TMODE	Operation Mode		
			0	0	Normal		
			0	1	Reserved		
			1	0	NAND-tree operation		
			1	1	Tri-state operation		
TESTIN	205	I	Test Input for Nand Tree and Tri-state tests				
TESTOUT	201	0	Test O	utput for Na	nd Tree and Tri-state Tests		

3.5. Power and Ground Pins

Signal Name	Pin No.	Signal Type
GND (G0)	31	G
GND (G0)	99	G
GND (G0)	130	G
GND (G0)	164	G
GND (G1)	35	G
GND (G1)	54	G
GND (G2)	1	G
GND (G2)	103	G
GND (G2)	156	G
AGND_SRAM (AGS)	37, 69, 73	G

Signal Name	Pin No.	Signal Type
AGND_PLL2 (AG2)	104	G
AGND_PLL3 (AG3)	53	G
VCC3 (P0/P2)	26	Р
VCC3 (P0/P2)	94	Р
VCC3 (P0/P2)	133	Р
VCC3 (P0/P2)	174	Р
VCC3 (P2)	112	Р
VCC3 (P2)	200	Р
VCC3_LCD (P1)	45	Р
VCC3_LCD (P1)	61	Р

Signal Name	Pin No.	Signal Type
VCC3_LCD (P1)	80	Р
AVCC_PLL2 (AP2)	105	Ρ
VCC3_PLL3 (AP3)	52	Р
VCC3_SRAM (APS)	40	Р
VCC3_SRAM (APS)	66	Р
VCC3_SRAM (APS)	71	Р

Page 12 Revision 1.0

3.6. Power Up Strapping Assignments

3.6.1. Panel Type

Signal Name	Signal Description
MD[9:6]	At power-up, these pins strap the panel type. A $4.7 \text{K}\Omega$ resistor to ground represents 0.
	0000 = Reserved
	0001 = Reserved
	0010 = Reserved
	0100 = A333-S09
	0101 = A444-S12
	0110 = A666-S18
	0111 = A888-S24
	1000 = A333-S18
	1001 = A444-S24
	1010 = A666-S36
	1011 = Reserved
	1100 = Reserved
	1101 = Reserved
	1110 = Reserved
	1111 = Reserved

3.6.2. Register Base Address Strapping

Signal Name	Signal Description						
MD[5:0]	At power-up, these pins strap a portion of the register base address for ChromaCast's register file, which corresponds to address bits [13:8] of the micro-controller bus. The setting 01h is not allowed due to a conflict with the CLUT BASE default.						
	Bit <u>5 4 3 2 1 0 Operation</u>						
	0 0 0 0 0 Fixed address at 8000h						
	0 0 0 0 1 Relocate Address to 8100h						
	1 1 1 1 1 Relocate Address to BF00h						



Advance Information

82C205

Page 14 Revision 1.0



4. Functional Description

4.1. Internal Block Diagram




Figure 2. ChromaCast Internal Block Diagram

4.2. Micro-Controller Interface

The 82C205 interfaces to the popular 8051-compatible micro-controller with a shared 16-bit address and data bus (8-bit). The 82C205 provides the micro-controller with one interrupt source, which can be used by the programmer to monitor the status of the 82C205.

The micro-controller can access the registers of the 82C205, the Color Look-Up Table (CLUT), and the DRAM frame buffer. Since the internal address of the frame buffer is 22 bits wide, the 82C205 uses a bank switching technique in order to allow the micro-controller access to the entire memory address space.

4.3. Input Source

The 82C205 supports 24-bit digital input. This 24-bit digital input port can be connected to a TV decoder, external ADC and PanelLink™ receiver. The 82C205 can also generate its own internal test patterns and syncs that can be used for system integration tests.

912-1000-024 Page 15

4.4. Automatic Resolution Detection

The 82C205 monitors the horizontal and vertical syncs from the VGA and performs automatic polarity detection, as well as determination of the horizontal sync frequency and the incoming image resolution. Changes in the horizontal sync frequency and the input image resolution can be configured to prompt an interrupt when these changes occur. The micro-controller can then read the system status and then re-program the 82C205 appropriately.

A fully programmable capture CRTC can be adjusted by the programmer to align with incoming data, based upon the status information that the 82C205 provides.

4.5. TV Mode

The 82C205 chip can be used to turn the LCD monitor into a TV monitor. If the system design for the monitor includes a TV input and NTSC/PAL decoder, then the 82C205 can enable the flat panel to display television signals. Both 16- and 8-bit interfaces to TV decoders are supported, which offers the designer the flexibility of using a less expensive decoder. The 82C205 requires an ODD/EVEN flag as its vertical sync, and the HREF signal as its horizontal sync.

4.6. Full Scale and Centering Options

Scaling is always an important issue for multi-sync monitors, so the 82C205 uses high quality filters to perform image scaling, both horizontally and vertically. Even low resolution images, such as the output from a TV decoder, can be displayed at the full panel resolution. A "centering" option also allows for a smaller resolution image to be displayed on a larger panel with its original resolution surrounded by a black border.

4.7. Contrast/Brightness Control

Contrast and brightness are adjusted digitally on the 82C205, with built in clamping to prevent overflow and underflow. The contrast and brightness controls exist for each color component separately (R-G-B), so color weighting can also be performed by adjusting the contrast of each component to give a component a certain weight relative to the other color components.

 R_o = R_i * Contrast_R + Brightness_R G_o = G_i * Contrast_G + Brightness_G B_o = B_i * Contrast_B + Brightness_B

4.8. On Screen Display

The 82C205 supports 8 color OSD. Using the attribute control of the 82C205, the programmer is able to build onscreen menus with transparency, translucency, video inversion, and blinking special effects.

The OSD region on the display is defined as a rectangular region. The rectangular region's size and location on the display are controlled by programmable registers, so the OSD can be of any size, and be located at any coordinate on the display.

The micro-controller writes the bitmap data for the rectangular OSD region to a DRAM buffer. The OSD data in the DRAM buffer contains a 4-bit index into a Color Look Up Table (CLUT) register which is internal to the 82C205 and is also programmable by the micro-controller.

The CLUT contains 16 entries each using 6 bits to describe a 3-bit RGB color value, a 2-bit attribute value to control the overlay graphics, and a 1-bit alpha blend value to control the global alpha value or translucency of the of the overlay graphics. Figure 3 illustrates the organization of the CLUT.

Bit[5]	Bit[4]	Bit[3]	Bits[2:1]	Bit[0]
Red	Green	Blue	Overlay	α

Figure 3. CLUT contents

A global alpha is defined for the entire table, and each entry is tagged with an alpha-blend flag. Inverted video, transparent and blinking attributes are also supported in this mode.

Using the alpha blend value, the OSD graphics can be composited with the video stream controlled by a blend factor in order to create a translucent effect. Pixels in the defined rectangular OSD region that the programmer wishes to be "blank" graphics, i.e. the underlying video is clearly visible, can attach the "transparent" attribute to the OSD pixel. The formula used to control alpha blending is as follows:

Output = Video *
$$(1-\alpha)$$
 + OSD * (α)

Attributes further expand the OSD effects, with an invert attribute (which inverts the video data) and a blink attribute, which performs a hardware controlled blink using a programmable blink rate.

4.9. Dithering

Some flat panels do not provide a 24-bit "true color" interface, so the challenge is to achieve the effect of true color when the panel itself supports less than a full color display. OPTi uses an advanced dithering technique which delivers a true color effect on all display types.

4.10. Versatile Panel Support

The 82C205 is configurable to support a wide range of active matrix displays with resolutions of 640 x 480, 800 x 600, 1024 x 768, and 1280 x 1024 pixels. TFT displays with 9-, 12-, 18-, and 24-bits per pixel are supported. 82C205 also supports multiple pixels per clock and provides a 36-bit interface for panel support.

The synchronization signals to the flat panel are controlled by a fully programmable display CRTC. Positive and negative polarity syncs are supported. In addition to the horizontal and vertical syncs, and the pixel clock for the panel, a data ready (DE) signal is also provided for TFT displays

4.11. Clock Generation

82C205 contains two internal PLLs that are used to generate the clocks necessary for operation. In addition to these two clocks, which control the video processing unit and the memory subsystem, the 14.318 Mhz reference clock is also used internally. This 14.319Mhz same as the system clock for the micro-controller interface.

- PLL2 (MCK) uses the 14.318 MHz reference clock to generate the clock for the memory controller. This clock frequency should match the speed of the DRAM. For SDRAM, a 100 MHz clock is recommended.
- PLL3 (VCLK2) uses the 14.318 MHz reference clock to generate the display clock for the video processing unit. This is also the clock that will be used to drive the panel and its frequency is closely linked to the panel specifications.

Advance Information

82C205

4.12. DRAM Interface

82C205 contains an integrated memory controller that supports 64-bit SDRAM. There is also a bypass mode available for some TFT panels that can be used to eliminate the need for a frame buffer, but at the cost of reduced functionality, such as loss of the TV support option.

Page 18 Revision 1.0



5. Register Descriptions

5.1. Revision Register

7	6	5	4	3	2	1	0			
Index 00h		Chip Revision (R)								
	Chip Revision									

5.2. System Control Register

7	6	5	4	3	2	1	0			
Index 01h			System Er	able (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved	Add one clock for CPU read/write:	CPU DRAM Access:	Video Display Control	Video Capture Control			
					0: Enable	0: Disable	0: Disable			
				0: Enable	1: Disable	1: Enable	1: Enable			
				1: Disable						
Index 02h	02h Software Reset (R/W)									
	These	e software resets a	allow the CPU flexi	bility for debug and	d power down fund	ctions.				
		The default value	e is zero and softw	are reset is unnec	essary at startup					
Reserved	Reserved	Capture	Display Reset:	Reserved	Memory	Reserved	Timer Reset:			
Reset:	Reset:	0: Normal		Controller		0: Normal				
		0: Normal	1: Reset		Reset:		1: Reset the			
		1: Reset			0: Normal		timer			
					1: Reset					

5.3. Memory Control Registers

7	6	5	4	3	2	1	0	
Index 04h		Capt	ure Start Addres	s - Field 1 (R/W)			Default = 00h	
		Starting add	ress for Video Cap	oture Field 1 Lov	/ Byte			
Index 05h							Default = 00h	
		Starting addre	ess for Video Capt	ure Field 1 Midd	le Byte			
Index 06h							Default = 00h	
Reserved	Reserved	Reserved Starting address for Video Capture Field 1 High Byte						
Index 07h		Capt	ure Start Addres	s - Field 2 (R/W)			Default = 00h	
		Starting add	ress for Video Cap	oture Field 2 Lov	/ Byte			
Index 08h							Default = 00h	
	Starting address for Video Capture Field 2 Middle Byte							
Index 09h							Default = 00h	
Reserved	Reserved		Starting add	ress for Video Cap	ture Field 2 Hig	h Byte		

912-1000-024 Page 19

7	6	5	4	3	2	1	0			
Index 0Ah -0Ch			Reserve	ed			Default = 00h			
Index 0Dh			OSD Start Addr	ess (R/W)			Default = 00h			
		Starting	address of OSD In	dex Buffer Low By	te					
Index 0Eh							Default = 00h			
		Starting a	ddress of OSD Ind	ex Buffer Middle E	syte					
Index 0Fh							Default = 00h			
Reserved	Reserved		Starting a	address of OSD In	dex Buffer High By	/te				
Index 10h	Index 10h Display Panel Start Address – Field 1 (R/W)									
			arting address for							
		This is the start	ing address for fie		GA data.					
			Low Byt	e			Default = 00h			
Index 11h										
			Middle By	/te			D - (4 00 -			
Index 12h Reserved	Reserved			Lliah Du			Default = 00h			
Index 13h	Reserved	Dienley	Danal Start Addr	High By			Default = 00h			
index 13ff			Panel Start Addr		v)		Delault = 0011			
			starting address for		data.					
			Low Byt							
Index 14h			·				Default = 00h			
			Middle By	/te						
Index 15h							Default = 00h			
Reserved	Reserved			High Byt	e					
Index 16h			Video Pitch	(R/W)			Default = 00h			
			Pitch of the Fran	ne Buffer.						
			Low Byt	е						
Index 17h							Default = 00h			
Reserved	Reserved	Reserved			High Byte					
Index 18h - 19h			Reserve	ed			Default = 00h			
Index 1Ah			OSD Pitch	(R/W)			Default = 00h			
			Pitch of the OSD I	ndex Buffer						
Low Byte										
Index 1Bh			<u> </u>				Default = 00h			
Reserved	Reserved	Reserved			High Byte					
Index 1Ch			Memory Ban				Default = 00h			
Bank Address for DRAM access by CPU.										
		The CPU address is			ory address is:					
		Honor cost	bank[7:0], cpu_a		hanke					
		nence, each	oank is 16Kbytes,	willi 200 available	Datiks.					



Page 20 Revision 1.0

7	6	5	4	3	2	1	0
Index 1Dh			Sequencer Con	trol (R/W)	•	•	Default = 20h
Reserved	Reserved	Arbiter Client Acknowledge Overlap:	Reserved	Reserved	Reserved	Reserved	Reserved
		This bit should be set to 1 (default) for optimal memory performance. It allows for greater throughput for internal client					
		requests.					
Index 1Eh			Refresh Rate Co	ntrol (R/W)			Default = FFI
	Numbe	er of reference clock cy	cles between refr	esh requests (f =	14.318Mhz, T = 70	ns).	
	The duratio	n between refresh rec			m refresh interval fo	or a row.	
			Low By	te			
Index 1Fh							Default = FF
			High By	te			
Index 20h - 21h			Reserve	ed			Default = 00
Index 22h			SDRAM Contro	ol 0 (R/W)			Default = 00
Reserved	Reserved	Reserved	Reserved	CAS Latency = 3:	SDRAM Burst	SDRAM Burst	Length:
				0: Disable	Type: 0: Sequential	00: Burst I	ŭ
				1: Enable	1: Interleave	01: Burst I	ŭ
				1. Lilabic	1. Interieuve	10: Burst I	J
						11: Burst I	
Index 23h			Reserve				Default = 00
Index 24h	ı	T	CLUT Base Add				Default = 01
Reserved	Reserved			lor Look Up Table			
		This	6-bit value corre		8] of the micro-cor	ntroller address.	
			(DEOF	Default :		`	
					be strapped to '1'.)	
Index 25h			TV Weave Mo			T .	Default = 00
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	TV Weave Mode Capture Pitch Adjust:
							0: Enable
							1: Disable (See note
							below.)
		ure Pitch to twice the Vimage in an interlea				eave mode. TV	Weave mode
			CDI I Mamaru Bas	al Duffer (D)			D (1/ 00
Index 26h		•	CPU Memory Rea	ia Butter (K)			Default = 00

7	6	5	4	3	2	1	0			
Index 27h		Arbiter State (R)								
	This register can be used to detect a lock-up of the arbiter.									
	For debug purposes only.									
Reserved	Reserved	Reserved		Ar	biter State Status					
Index 28h			Sequencer S	tate (R)		ı	Default = 00h			
		This register can be	used to detect a lo	ck-up of the memo	ory sequencer.					
	For debug purposes only.									
Reserved	Reserved	Reserved Reserved Sequencer State Status								

5.4. OSD Registers

7	6	5	4	3	2	1	0
Index 29h			OSD Configu	ıration (R/W)			Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved	OSD Blink Background Select: 0: Blink to Video Background 1: Blink to CLUT Index0 Background	OSD function: 0: Disable (default) 1: Enable	Reserved
Index 2Ah		0	SD Window Hori	zontal Offset (R/V	V)		Default = 00h
Horiz	contal Offset for the	al Offset for the rectangular OSD region referenced from the far left of the display and in units of display					xels.
			Low	Byte			
Index 2Bh		0	SD Window Horiz	zontal Offset (R/V	V)		Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte	
Index 2Ch			OSD Horizon	tal Size (R/W)			Default = 00h
		Width of re		gion in units of dis	play pixels.		
				Byte			
Index 2Dh			OSD Horizon	` ,	Τ	18.1.5.4	Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte	
Index 2Eh				tical Offset (R/W)			Default = 00h
V	ertical Offset for th	e rectangular OSI	•	•	he display and in ι	inits of display lines	S.
Index 2Fh			Low CSD Window Vor	tical Offset (R/W)	<u> </u>		Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved	, 	High Byte	Delault = 0011
Index 30h	110001100	110001100	OSD Vertica			9 2,10	Default = 00h
mack con	Height of rectangular OSD region in units of display lines.						Doluuli – Joh
	Low Byte						
Index 31h	OSD Vertical Size (R/W)						Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte	
					ı		



Page 22 Revision 1.0

7	6	5	4	3	2	1	0			
Index 32h Blink Rate for OSD (R/W)										
Blink Rate for On Screen Display.										
				Setting the blink ratemes, then disappe						
The OSD will blink only if the blink attribute is selected										
Index 33h - 37h	Sh - 37h Reserved Default = 00h									

5.5. Dither Register Settings

7	6	5	4	3	2	1	0		
Index 38h			Primary E	Bits (R/W)			Default = 00h		
	Capture I	Data Bits:			erved	Dither Line [Depth Select:		
Bits per p	pixel color compor	ent for dither capt	ure data.	(set	to 0)	For TFT:			
						Dither Line Dept (8 - Primary			
Index 39h			Dither Cor	ntrol (R/W)			Default = FAh		
Reserved (set to 1)	Reserved (set to 1)	Reserved (set to 1)	Reserved (set to 1)		erved to 2)		erved to 2)		
Index 3Ah	ndex 3Ah Dither Threshold (R/W) Defa								
Adjustment of this value can reduce Moire pattern effects.									
Index 3Bh		D	ither Algorithm I	nitializations (R/V	V)		Default = 03h		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved (set to 1)	Reserved (set to 1)		
Index 3Ch		ı	Dither Frame and	Line Offset (R/W)		Default = 00h		
	Rese	erved			Dither Line Offset	Function Control:			
						ds on the values in nd the Dither Line			
8 - Primary Bits - Dither Line Depth									
Index 3Dh			Dither Mo	ode (R/W)			Default = 00h		
Reserved	Reserved	Reserved	Reserved Reserved Reserved Reserved Reserved Reserved						
Index 3Eh - 3Fh		Reserved Default = (

5.6. Capture CRTC Registers

7	6	5	4	3	2	1	0			
Index 40h	dex 40h Capture Horizontal Sync Width (R/W)									
	Capture Horizontal Sync Width (in units of VCLK1 cycles).									
			Low	Byte						
Index 41h	dex 41h Capture Horizontal Sync Width (R/W)									
Reserved	Reserved Reserved High Byte									

7	6	5	4	3	2	1	0			
Index 42h	•	C	apture Horizontal	Display Start (R/	W)		Default = 00h			
Counte	r Value that corresp	oonds to the horizon			ring video capture	(in units of VCLK	(1 cycles).			
				Byte						
Index 43h	1		apture Horizontal	Display Start (R/	•		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 44h		С	apture Horizonta	Display End (R/	W)		Default = 00h			
Counter Value that corresponds to the horizontal end location of active video during video capture (in units of VCLK1										
				Byte						
Index 45h	T		apture Horizontal	Display End (R/		_	Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 46h	Capture Horizontal Total (R/W)									
	Period of the Horiz	zontal Sync in unit	s of VCLK1. Used	when free running	the internal captur	re horizontal syn	c.			
			Low	Byte						
Index 47h	1	ı	Capture Horizo	ntal Total (R/W)			Default = 00h			
Reserved	served Reserved High Byte									
Index 48h Capture Vertical Sync Start (R/W)										
					capture video lines ernal capture vertica		ve.			
Index 4Ah			Capture Vertical	Sync End (R/W)			Default = 00h			
d					capture video lines nal capture vertical		ive.			
			Low	Byte						
Index 4Bh			Capture Vertical	Sync End (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 4Ch			Capture Vertical D	Display Start (R/V	V)		Default = 00h			
	Counter Value tl	nat corresponds to	the vertical start I	ocation of active v	rideo in units of cap	ture video lines.				
			Low	Byte						
Index 4Dh		(Capture Vertical D	Display Start (R/V	V)		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 4Eh			Capture Vertical I	Display End (R/W	/)		Default = 00h			
	Counter Value t	hat corresponds to	the vertical end lo	ocation of active v	ideo in units of cap	ture video lines.				
			Low	Byte						
Index 4Fh			Capture Vertical I	Display End (R/W	()		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 50h			Capture Vertic	cal Total (R/W)			Default = 00h			
ļ	Period of Vertical S	ync in units of cap		sed when free rur Byte	nning the internal ca	apture vertical sy	nc.			
Index 51h				cal Total (R/W)			Default = 00h			
Reserved	Posserved	Reserved		Jai Total (N/VV)	Llinh	Puto	Delault = 0011			
116961160	Reserved	1/G9E1AER	Reserved		High	Dyte				

Page 24 Revision 1.0

7	6	5	4	3	2	1	0
Index 52h			Synchronization	on Control (R/W)			Default = 03h
Reserved	Reserved	VGA Vertical Sync: 0: Sync present 1: Sync lost (Read only)	VGA Horizontal Sync 0: Sync present 1: Sync lost (Read only)	VGA Vertical Sync Input Polarity: 0: Positive 1: Negative (Read only)	VGA Horizontal Sync Input Polarity: 0: Positive 1: Negative (Read only)	Synchronize to Vertical Sync: 0: Free run the internal vertical sync: 1: Synchronize to external vertical sync.	Synchronize to Horizontal Sync: 0: Free run the internal horizontal sync: 1: Synchronize to external horizontal sync.
Index 53h			Res	erved			Default = 00h

5.7. Scaling Registers

7	6	5	4	3	2	1	0			
Index 54h			Vertical Scale	e Ratio (R/W)			Default = 00h			
		Ver	tical Scale Ratio fo	or Vertical Decimat	ion:					
	This value is determined by the following formula, where Capture Ysize is the number of lines in the incoming video frame and Display Ysize is the number of lines in the panel:									
If Capture Ysize < Display Ysize, then										
			Yratio = (Capture	Ysize * 1024) / Di	splay Ysize.					
		Otherw	rise,							
			Yratio = (((Displa	y Ysize * 2048) / C	apture Ysize) + 1) / 2.				
			Low	Byte						
Index 55h	·	.	Vertical Scale	e Ratio (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte				
Index 56h			Input Y S	ize (R/W)			Default = 00h			
		Numb	er of lines per fram	ne in the incoming	image					
			Low	Byte						
Index 57h			Input Y S	ize (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte				
Index 58h			Output Y	Size (R/W)			Default = 00h			
		Number of lin	es per frame in the	e displayed image	(after scaling)					
			Low	Byte						
Index 59h			Output Y	Size (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte				
Index 5Ah		Vertical S	cale-Down Rando	om DDA Initializat	tion (R/W)		Default = 00h			
		Maximum rand	dom initialization va	alue for Vertical sc	ale down DDA					
	(Disable with 01h)									
Low Byte										
Index 5Bh Vertical Scale-Down Random DDA Initialization (R/W)										
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte				

7	6	5	4	3	2	1	0	
Index 5Ch		Vertical	Scale-Up Rando	m DDA Initialization	on (R/W)		Default = 00h	
		Maximum rar		value for Vertical s	scale up DDA			
				Byte				
Index 5Dh				m DDA Initializatio	·		Default = 00h	
Reserved	Reserved	Reserved	Reserved	Seed Sign Bit: (Adds randomness to vertical scale up.) 0: DDA init value is an unsigned number.	High Byte (for Maximum random initialization Vertical scale up DDA)			
				1: DDA init value is a signed number.				
Index 5Eh		Verti	cal Scale-Up Mid	Point Selection ((R/W)		Default = 02h	
Reserved	Reserved	Reserved	Reserved	Reserved	TV Mode Even Field:	DDA Field Compensation:	0: Select DDA Reference	
					0: Reverse	0: Disable	1: Select Mid-	
					1: Normal	1: Enable	Point Reference	
Index 5Fh			Rese	erved			Default = 00h	
Index 60h			Horizontal Sca	ale Ratio (R/W)			Default = 00h	
		ŀ	Horizontal Scale R	atio for Decimation	n			
				, where Capture X size is the number				
		If Capture	e Xsize > Display					
		Othomuio		y Xsize * 8192) / C	Capture Xsize) + 1)) / 2		
		Otherwise	e, Xratio = 4096					
				Byte				
Index 61h				ale Ratio (R/W)			Default = 00h	
Reserved	Reserved	Reserved		· · · · · ·	High Byte			
Index 62h			Output X	Size (R/W)			Default = 00h	
		Number of Pix	cels in a line of the	displayed image	(after scaling).			
			Low	Byte				
Index 63h			Output X	Size (R/W)			Default = 00h	
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte		
Index 64h				Size (R/W)			Default = 00h	
		Number of F	•	coming image (bef	fore scaling).			
Index CFI-				Byte			Default 001	
Index 65h Reserved	Reserved	Reserved	Reserved	Reserved		High Byte	Default = 00h	
Index 66h	110301160			dom DDA Initializ	ation (P/M/)	r light Dyte	Default = 00h	
IIIUEA UUII		HOHZOHIAI	Scale-Down Kall	uoni DDA IIIIIdiiZ	auon (N/VV)		Delault = 00f1	



Page 26 Revision 1.0

7	6	5	4	3	2	1	0		
	Maximum Random Initialization Value for Horizontal Scale Down DDA								
			Low	Byte					
Index 67h	Index 67h Horizontal Scale-Down Random DDA Initialization (R/W) Default								
Reserved	Reserved Reserved Reserved High Byte								

5.8. Contrast and Brightness Control Registers

7	6	5	4	3	2	1	0				
Index 68h			Red Contrast	Control (R/W)			Default = 80h				
			Red contrast I	evel (0 to 255)							
			Note: 12	8 is unity							
Index 69h	Green Contrast Control (R/W) Default										
		Green contrast level (0 to 255)									
			Note: 12	8 is unity							
Index 6Ah		Blue Contrast Control (R/W) Defau									
			Blue contrast	level (0 to 255)							
			Note: 12	8 is unity							
Index 6Bh			Red Brightnes	s Control (R/W)			Default = 00h				
			Red brightness le	evel (-128 to 127)							
Index 6Ch			Green Brightnes	ss Control (R/W)			Default = 00h				
		Green brightness level (-128 to 127)									
Index 6Dh		Blue Brightness Control (R/W)									
			Blue brightness le	evel (-128 to 127)							

5.9. Video Input Source Selection Registers

7	6	5	4	3	2	1	0
Index 6Eh			Anti-Alias Pr	e-Filter (R/W)			Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Anti-Alias Pre- Filter Operation: 0: Enable 1: Disable
							NOTE: Enable for VGA scale down only.

7	6	5	4	3	2	1	0
Index 6Fh		,	/ideo Input Sourc	ce Selection (R/W)		Default = 00h
Reserved	Reserved	Reserved	Overlay grid dots on input pattern: 0: disable (default) 1: enable		est pattern genera 0000: Reserve 0001: Black of 0010: White of 0011: Grey co 0100: Red col 0101: Green of 0110: Blue col 0111: Horizon 1000: Horizon 1001: Vertical 1010: Vertical 1011: Alternat 1100: B/W che 1101: G&P ch	ed blor pattern olor pattern olor pattern or pattern color pattern tolor pattern tal ramp pattern tal line pattern ramp pattern line pattern ing block scan pat ecker board patter	terns n

5.10. Resolution Detection Registers

7	6	5	4	3	2	1	0			
Index 70h			Default = 00h							
	Counte	Counter for number of VGA horizontal syncs in a frame (in units of capture video lines).								
Index 71h			Default = 00h							
		High Byte								
Index 72h			Horizontal Frequ	ency Counter (R)	j		Default = 00h			
		Re	ference clock freq	uency is 14.318 M	lHz					
			Low	Byte						
Index 73h			Horizontal Frequ	ency Counter (R)	1		Default = 00h			
			High	Byte						
Index 74h			Active Video	Top Edge (R)			Default = 00h			
	The li	Sync.								
	Low Byte									
Index 75h	Active Video Top Edge (R) Default									
Reserved	Reserved	Reserved	Reserved		High	Byte				

Page 28 Revision 1.0

7	6	5	4	3	2	1	0				
Index 76h			Active Video B	ottom Edge (R)			Default = 00h				
	The I	ine number of the	last line which cor	tains active VGA	data after Vertical	Sync.					
	Low Byte										
Index 77h			Active Video B	ottom Edge (R)			Default = 00h				
Reserved	Reserved	Reserved Reserved High Byte									
Index 78h		Active Video Left Edge (R)									
	The	first horizontal po	sition that contains	s active VGA data	after Horizontal S	ync.					
			Low	Byte							
Index 79h			Active Video	Left Edge (R)			Default = 00h				
Reserved	Reserved	Reserved			High Byte						
Index 7Ah			Active Video I	Right Edge (R)			Default = 00h				
	The	The last horizontal position that contains active VGA data after Horizontal Sync.									
			Low	Byte							
Index 7Bh		Active Video Right Edge (R)									
Reserved	Reserved	Reserved			High Byte						

5.11. TV Decoder Interface Registers

7	6	5	4	3	2	1	0
Index 7Ch			TV Mod	le (R/W)			Default = 00h
Reserved	Reserved	Reserved	Reserved	These bits are	nter Offset: used to adjust nance and phase offset.	NTSC Decoder data bus width: 0: 16-bit (default) 1: 8-bit	Input Mode: 0: VGA or test pattern input (default) 1: TV input
Index 7Dh			TV Sync Polarity	Adjustment (R/W)		Default = 00h
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Odd/Even Flag Polarity: 0: Positive (typical) 1: Negative	HREF polarity: 0: Positive 1: Negative (typical)

5.12. Display Horizontal Scaling

7	6	5	4	3	2	1	0			
Index 7Eh			Default = 00h							
		Horizontal Scale x Ratio 1								
Index 7Fh	Horizontal Scale X Ratio 2 (R/W) Default = 0									
Horizontal Scale-Up:	Reserved									
0: Enable										
1: Disable										

5.13. Display CRTC Registers

7	6	5	4	3	2	1	0			
Index 80h			Display Horizo	ntal Total (R/W)			Default = 00h			
			Horizontal Total (in units of VCLK2)						
			Low	Byte						
Index 81h			Display Horizo	ntal Total (R/W)			Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 82h		С	Display Horizonta	Sync Width (R/W	V)		Default = 00h			
	Horizontal Sync Width (in units of VCLK2) Low Byte									
Index 83h		Display Horizontal Sync Width (R/W)								
Reserved	eserved Reserved Reserved High Byte									
Index 84h	ndex 84h Display Horizontal Display Start (R/W)									
		Horizon	tal Display Start Lo	ocation (in units of	VCLK2)					
			Low	Byte						
Index 85h		D	isplay Horizontal	Display Start (R/\	N)		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 86h		D	isplay Horizontal	Display End (R/V	V)		Default = 00h			
		Horizor	ntal Display End Lo	ocation (in units of	VCLK2)					
			Low	Byte						
Index 87h	ı	D		Display End (R/V	V)		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				
Index 88h	ndex 88h Display Vertical Total - Odd Frame (R/W)									
	Vertical Total for Odd Frame (in units of display video lines).									
			Low	Byte						
Index 89h		Dis	play Vertical Tota	al - Odd Frame (R	/W)		Default = 00h			
Reserved	Reserved	Reserved	Reserved		High	Byte				

Page 30 Revision 1.0

7	6	5	4	3	2	1	0
Index 8Ah		Dis	play Vertical Tota	I - Even Frame (R	/W)		Default = 00h
		Vertical Total	al for Even Frame	(in units of display	video lines).		
				ave the same vertice Is to be programme	•		
			Low	Byte			
Index 8Bh	T	Dis	play Vertical Tota	II - Even Frame (R	2/W)		Default = 00h
Reserved	Reserved	Reserved	Reserved		High	Byte	
Index 8Ch			Default = 00h				
		Vertica	al Sync Width (in u	nits of display vide	o lines)		
			Low	Byte			
Index 8Dh	T	1	Display Vertical	Sync Width (R/W)			Default = 00h
Reserved	Reserved	Byte					
Index 8Eh			Display Vertical D	isplay Start (R/W)		Default = 00h
		Vertical	Display Start (in u	ınits of display vide	eo lines)		
			Low	Byte			
Index 8Fh		<u> </u>	Display Vertical D	isplay Start (R/W)		Default = 00h
Reserved	Reserved	Reserved	Reserved		High	Byte	
Index 90h			Display Vertical [Display End (R/W)	1		Default = 00h
		Vertica	l Display End (in u	nits of display vide	o lines)		
			Low	Byte			
Index 91h			Display Vertical I	Display End (R/W)	<u> </u>		Default = 00h
Reserved	Reserved	Reserved	Reserved		High	Byte	
Index 92h		Ver	tical Sync Signal	Offset Control (R	/W)		Default = 05h
				e video lines, from ng edge of the disp			
			Low	Byte			
Index 93h		Ver	tical Sync Signal	Offset Control (R	/W)		Default = 00h
Reserved	Reserved	Reserved	Reserved		High	Byte	
Index 94h			Bypass Mode HS	YNC Offset (R/W)			Default = 06h
	Byte						
Index 95h		Default = 0Ah					
	Defines	the delay in units	of VCLK2 display	HSYNC to capture	HSYNC in bypas	s mode.	
			Low	Byte			
Index 96h			Rese	erved			Default = 00h

7	6	5	4	3	2	1	0	
Index 97h			Synchronizatio	n Control (R/W)			Default = 03h	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0: Free run display vertical sync.	0: Free run display horizontal sync.	
						1: Synchronize display vertical sync to capture vertical sync.	1: Synchronize display horizontal sync to capture horizontal sync.	
Index 98h		Pane	l Display Window	Horizontal Start	(R/W)		Default = 00h	
Horizontal Start of Panel Display Window (in units of VCLK2)								
			Low	Byte				
Index 99h	Panel Display Window Horizontal Start (R/W)						Default = 00h	
Reserved	Reserved	Reserved	Reserved	s of VCLK2)				
Index 9Ah		Pane	l Display Windov	v Horizontal End ((R/W)		Default = 00h	
		Horizontal E	End of Panel Displa	ay Window (in unit	s of VCLK2)			
			Low	Byte				
Index 9Bh		Pane	l Display Windov	v Horizontal End ((R/W)		Default = 00h	
Reserved	Reserved	Reserved	Reserved	Horizontal E		ay Window (in units Byte	s of VCLK2)	
Index 9Ch		Pan	el Display Windo	w Vertical Start (F	R/W)		Default = 00h	
		Vertical Start of	Panel Display Win	dow (in units of dis	splay video lines)			
			Low	Byte				
Index 9Dh		Pan	el Display Windo	w Vertical Start (F	R/W)		Default = 00h	
Reserved	Reserved	Reserved	Reserved		in units of display	nel Display Windov display video lines		
					High	Byte		
Index 9Eh Panel Display Window Vertical End (R/W)							Default = 00h	
		Vertical End of I		dow (in units of dis	play video lines)			
Index 9Fh		Par		Byte w Vertical End (F	?/W)		Default = 00h	
Reserved	Reserved	Reserved	Reserved	1	/ertical End of Par	nel Display Windov blay video lines)		
					High	Byte		

Page 32 Revision 1.0

912-1000-024

5.14. Panel Registers

7	6	5	4	3	2	1	0	
Index A0h			Panel 1	Type (R)			Default = 00h	
Reserved	Reserved	Reserved	Reserved	Panel Type. Nor	ards:			
Index A1h			Panel Sync Sign	nal Control (R/W) Default = 00h				
Reserved	Reserved	Reserved	Reserved	Selects where data changes relative to FPSHIFT: 0: Data changes at rising edge of FPSHIFT 1: Data changes at falling edge of FPSHIFT	Selects an FPS Gated by the valid data region. 0: Continuous FPS (TFT) 1: Gate FPS by Valid Data Region (not used)	Flat Panel Frame signal polarity: 0: Active high (default) 1: Active low	Flat Panel Line signal polarity: 0: Active high (default) 1: Active low	
Index A2h - A3h	1		Res	erved			Default = 00h	
Index A4h			Memory Bypa	ss Mode (R/W)			Default = 00h	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Memory Bypass: 0: Use external DRAM (Default) 1: Bypass DRAM	

5.15. Bandwidth Conservation Registers

7	6	5	4	3	2	1	0			
Index B0h			OSD FIFO Wo	rd Count (R/W)			Default = 00h			
Sp	Special register for OSD FIFO control, indicating the number of 64-bit words that will be fetched in one line for OSD.									
Index B1h	Reserved									
Index B2h		Pa	anel Display FIFC	Word Count (R/\	N)		Default = 00h			
Spo	Special register for upper display FIFO control, indicating the number of words that will be fetched for the whole panel.									
Index B3h	Reserved									

5.16. Interrupt Control Registers

7	6	5	4	3	2	1	0
Index B4h			Interrupt E	nable (R/W)			Default = 00h
VGA Horizontal Frequency Change interrupt: 0: Disable (default) 1: Enable	Display VBI start interrupt: 0: Disable (default) 1: Enable	Display VBI end interrupt: 0: Disable (default) 1: Enable	Capture VBI start interrupt: 0: Disable (default) 1: Enable	Capture VBI end interrupt; 0: Disable (default) 1: Enable	VGA Vertical Frequency Change interrupt: 0: Disable (default) 1: Enable	Timer interrupt: 0: Disable (default) 1: Enable	Reserved
Index B5h	Index B5h Interrupt Clear (W)						
VGA Horizontal Frequency Change interrupt clear: Write 1 to clear	Display VBI start interrupt clear: Write 1 to clear	Display VBI end interrupt clear: Write 1 to clear	Capture VBI start interrupt clear: Write 1 to clear	Capture VBI end interrupt clear: Write 1 to clear	VGA Vertical Frequency Change interrupt clear: Write 1 to clear	Timer interrupt clear: Write 1 to clear	Reserved
Index B5h			Interrupt	Status (R)			Default = 00h
VGA Horizontal Frequency Change event status	Display VBI start event status: Occurs at beginning of display vertical sync pulse.	Display VBI end event status: Occurs at end of display vertical sync pulse.	Capture VBI start event status: Occurs at beginning of capture vertical sync pulse.	Capture VBI end event status: Occurs at end of capture vertical sync pulse.	VGA Vertical Frequency Change event status	Timer event status: Occurs when count-down timer reaches zero.	Reserved

Page 34 Revision 1.0

5.17. CLUT Access Control

7	6	5	4	3	2	1	0
Index B6h -B7h			Rese	erved			Default = 00h

5.18. ADC and PLL Control Registers

7	6	5	4	3	2	1	0
Index B8h C2h			Rese	erved		•	Default = 00h
Index C3h			VCLK1 Phase	e Offset (R/W)			Default = 09h
	Reserved			Pl	hase offset for VC	LK1	
Index C4h			MCLK PLL (Control (R/W)			Default = 02h
		14.318 N	Mhz reference cloc	k * N/M = MCLK f	frequency		
Divide MCLK PLL output frequency by 2 (If enabled, the output of the MCLK PLL will be divided by 2):			MCL	K PLL M Factor (N	M[5:0])		
0: Disable							
1: Enable							
Index C5h			MCLK PLL (Control (R/W)			Default = 09h
Reserved			MCL	K PLL N Factor (N	N[6:0])		
Index C6h			VCLK2 PLL	Control (R/W)			Default = 02h
		14.318 N	Mhz reference cloc	k * N/M = VCLK2	frequency		
Divide VCLK2 PLL output frequency by 2:			VCLK	(2 PLL M Factor (I	M[5:0])		
0: Disable							
1: Enable							
Index C7h			VCLK2 PLL	Control (R/W)			Default = 03h
			VCLK2 PLL N	Factor (N[6:0])			

5.19. Power Management Registers

7	6	5	4	3	2	1	0			
Index C8h Power Enables for Panel Voltages (R/W) Default = 00										
	This power up/down sequencing is very important. Improper sequencing can cause panel damage! These signals default to zero at reset, i.e. inactive.									
Reserved	Reserved Reserved Reserved Reserved Reserved									

7	6	5	4	3	2	1	0			
Index C9h			Hardware E	nables (R/W)			Default = 00h			
	Co	ontrol of Wake-up	and Power Down	for Power Conserv	ation in the 82C20	00.				
Master Bias	Reserved (set	Reserved	Line Buffer	VCLK2 PLL	MCK PLL	Reserved (set	Reserved			
0: Disable	to 0)		Power	Power	Power	to 0)				
1: Enable			0: Disable	0: Disable	0: Disable					
			1: Enable	1: Enable	1: Enable					
Index CAh Timer (R/W) Default = FFh										
	The low		ritten last, i.e. write	r it reaches zero. Re the high and mid Byte	J	ow byte.				
Index CBh			Timer	(R/W)			Default = FFh			
			Mid	Byte						
Index CCh			Timer	(R/W)			Default = 07h			
Reserved	Reserved	Reserved	Reserved	Reserved		High Byte				
	The high byte should be written first, before writing the mid and low bytes									
Index CDh - CE	h		Rese	erved			Default = 00h			

5.20. CLUT Registers

This is the Color Look Up Table used for the OSD, providing 8 colors available to 16 entries. A global alpha blend value is defined for all blending in this mode, and a 1-bit value for each entry selects whether or not the blend will occur.

Transparent, inverted video, and blinking attributes are also supported.

In the CLUT registers D0h - DFh, the Global Blend Enable and attribute bits (bits 5, 1:0) work together as follows:

000: Normal X01: Inverted Video
010: Blink, no blend X11: Transparent
100: Blend 110: Blink, blend

7	6	5	4	3	2	1	0			
Index CFh			CLUT Register	r Control (R/W)			Default = 00h			
Reserved	Reserved	Enable CLUT registers	Global blend value Can be used in place of the Attribute to define a global value for pixel translucency.							
Index D0h			CLUTO) (R/W)			Default = 00h			
Reserved	Reserved	Global Blend: 0: Disable 1: Enable	Red	Green	Blue	Attri	bute			

Page 36 Revision 1.0

7	6	5	4	3	2	1	0
Index D1h	<u>I</u>		CLUT1	(R/W)	<u>l</u>		Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D2h		·	CLUT2	2 (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D3h			CLUT3	3 (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D4h			CLUT4	(R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D5h			CLUT5	5 (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D6h			CLUT	6 (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D7h			CLUT7	′ (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D8h			CLUT8	3 (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index D9h			CLUT9	(R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					
Index DAh			CLUTA	(R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attr	ibute
		0: Disable					
		1: Enable					

7	6	5	4	3	2	1	0
Index DBh			CLUTE	3 (R/W)	•		Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attri	bute
		0: Disable					
		1: Enable					
Index DCh			CLUTO	(R/W)	•		Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attri	bute
		0: Disable					
		1: Enable					
Index DDh			CLUTE) (R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attri	bute
		0: Disable					
		1: Enable					
Index DEh			CLUTE	(R/W)	•		Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attri	bute
		0: Disable					
		1: Enable					
Index DFh			CLUTF	(R/W)			Default = 00h
Reserved	Reserved	Global Blend:	Red	Green	Blue	Attri	bute
		0: Disable					
		1: Enable					
Index E0h - E8h	1		Rese	erved	·	<u> </u>	Default = 00h

5.21. Status Registers

7	6	5	4	3	2	1	0		
Index E9h	Clear FIFO Error (R/W)								
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Writes 1 to clear all the error flags. Write 0 to resume normal operation.		
Index EAh			FIFO Status	- Byte 1 (R)			Default = 00h		
Reserved	Reserved	OSD FIFO overflow:	OSD FIFO underflow:	Reserved	Reserved	Reserved	Reserved		
		0: Normal operation	0: Normal operation						
		1: Overflow	1: Underflow						
Index EBh	Index EBh FIFO Status – Byte 2 (R)								
Reserved	Reserved	Capture FIFO overflow	Capture FIFO underflow	Display upper FIFO overflow	Display upper FIFO underflow	Reserved	Reserved		



Page 38 Revision 1.0

912-1000-024

7	6	5	4	3	2	1	0			
Index Ech			Capture Signa	ture – Byte 1 (R)	•		Default = 00h			
Capture Signature										
Signature analyzer output on video capture data stream (used for testing).										
Low Byte										
Index EDh	Index EDh Capture Signature – Byte 2 (R)									
	High Byte									
Index EEh			Display Signa	ture – Byte 1 (R)			Default = 00h			
			Display	Signature						
		Signature analyz	er output on video	display data strea	m (used for testing).				
			Lov	v Byte						
Index EFh	Index EFh Display Signature – Byte 2 (R)									
	High Byte									
Index F0-FBh Reserved Default =										

5.22. I/O Control Registers


7	6	5	4	3	2	1	0	
Index FCh	Clock Control (R/W)						Default = 00h	
Display Sync Bi-direction control: 0: Input 1: Output	Capture Sync Bi-direction control: 0: Input 1: Output	Reserved	Reserved	Memory Clock Source Selection: 0: External oscillator (default) 1: Internal PLL	Reserved	VCLK1 External Clock Input Invert Selection: 0: No invertion (default) 1: Invert VCLK1	Reserved	
Index FDh	Index FDh RGB Data Input Selection (R/W) Default = 0							
Reserved	Reserved	Reserved	Reserved	Reserved	Pull Down Function for Bi-directional Buffer: 0: Disable 1: Enable	Reserved (set to 1)	Reserved (set to 1)	



6. Timing Information and Waveforms


Signal	Description	Symbol	Min	Typical	Max	Unit
FPFRAME	Vertical Total	t ₀	0		4095	Lines
	Sync Width	t ₁	0		4095	Lines
	Vertical Display Start	t ₂	0		4095	Lines
	Vertical Display End	t ₃	0		4095	Lines
FPLINE	Horizontal Total	t ₅	0		4095	Pixel Clock
	Sync Width	t ₆	0		4095	Pixel Clock
	Horizontal Display Start	t ₇	0		4095	Pixel Clock
	Horizontal Display End	t ₈	0		4095	Pixel Clock
DE	Data Valid	t ₁₀	0		4095	Pixel Clock
FPSHIFT	Pixel Clock Frequency	t ₁₁	10		120	MHz

6.1. Vertical Timing for TFT Panel




912-1000-024 Page 40

6.2. Horizontal Timing for TFT Panel




6.3. Detail of Pixel Clock Timing




- * Polarity of FPFRAME, FPLINE, & FPSHIFT is programmable.
- * One and Two Pixels Per Clock are supported.


6.4. Micro-Controller Interface







7. 208-Pin PQFP Mechanical Drawing









SYMBOL	M	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A ₁	0.05	0.25	0.50	0.002	0.010	0.020	
A ₂	3.17	3.32	3.47	0.125	0.131	0.137	
b	0.10	0.20	0.30	0.004	0.008	0.012	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	27.90	28.00	28.10	1.098	1.102	1.106	
E	27.90	28.00	28.10	1.098	1.102	1.106	
е		0.50			0.020		
Hd	30.35	30.60	30.85	1.195	1.205	1.215	
He	30.35	30.60	30.85	1.195	1.205	1.215	
L	0.50	0.60	0.75	0.020	0.024	0.030	
L ₁		1.30			0.051		
Υ			0.08			0.003	
Θ	0		7	0		7	

	AS208PQFP-001					
Dwg. Rev.:	A1	Unit:	MMINCH			