

S1M1V085B0J7

8M-bit Static RAM

Preliminary
 Super Low Voltage
 Operation
 Products

- Super Low Voltage Operation and Low Current Consumption
- Access Time 70ns (2.4V)
- 524,288 Words x 16-bit / 1,048,576 Words x 8-bit Asynchronous
- Wide Temperature Range


DESCRIPTION

The S1M1V085B0J7 is a 524,288 words x 16-bit (Word-mode) / 1,048,576 words x 8-bit (Byte-mode) asynchronous, random access memory on a monolithic CMOS chip. It is possible to select Word-mode or Byte-mode by CIO-pin: CIO=VDD for Word-mode and CIO=VSS for Byte-mode. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock and no refreshing circuit. It is possible to control the data width by the data byte control for Word-mode. 3-state output allows easy expansion of memory capacity. The temperature range of the S1M1V085B0J7 is from -40 to 85°C, and it is suitable for the industrial products.

FEATURES


- Fast Access time 70ns (2.4V)
- Low supply current LL Version
- Completely static No clock required
- Supply voltage 2.4V to 3.0V
- 3-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package S1M1V085B0J TFBGA-48 pin (Tape CSP)

BLOCK DIAGRAM



S1M1V085B0J7

■ PIN CONFIGURATION



■ PIN DESCRIPTION

A0 to A18	Address Input
SA	Address Input (Byte-mode use)
\overline{WE}	Write Enable
\overline{OE}	Output Enable
$\overline{CS1}$	Chip Select1
CS2	Chip Select2
\overline{LB}	LOWER Byte Enable (Word-mode use)
\overline{UB}	UPPER Byte Enable (Word-mode use)
I/O1 to 16	Data I/O
CIO	Word-mode/Byte-mode Selection
V _{DD}	Power Supply (2.4V to 3.0V)
V _{SS}	Power Supply (0V)
NC	No connection

■ ABSOLUTE MAXIMUM RATINGS

(V_{SS}=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	- 0.5 to 3.6	V
Input voltage	V _I	- 0.5 * to V _{DD} + 0.3	V
Input/Output voltage	V _{I/O}	- 0.5 * to V _{DD} + 0.3	V
Power dissipation	P _D	0.5	W
Operating temperature	T _{opr}	- 40 to 85	°C
Storage temperature	T _{stg}	- 65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s (at lead)	-

* V_I, V_{I/O} (Min.) = -2.0V (when pulse width is less than 50ns)

■ DC RECOMMENDED OPERATING CONDITIONS

(T_a = -40 to 85 °C)

Parameter	Symbol	V _{DD} = 2.4 to 3.0V			Unit
		Min.	Typ.	Max.	
Supply voltage	V _{DD}	2.4	2.7	3.0	V
	V _{SS}	0.0	0.0	0.0	V
Input voltage	V _{IH}	0.75V _{DD}	-	V _{DD} +0.3	V
	V _{IL}	- 0.3*	-	0.3	V

* if pulse width is less than 50ns it is - 2.0V

■ ELECTRICAL CHARACTERISTICS

● DC Electrical Characteristics

(V_{SS}=0V, T_a = -40 to 85 °C)

Parameter	Symbol	Conditions	V _{DD} = 2.4 to 3.0V			Unit	
			Min.	Typ. *1	Max.		
Input leakage current	I _{LI}	V _I = 0 to V _{DD}	-1.0	-	1.0	μA	
Output leakage current	I _{LO}	$\overline{\text{LB}}$ and $\overline{\text{UB}} = V_{IH}$ or $\overline{\text{CS1}} = V_{IH}$ or $\overline{\text{CS2}} = V_{IL}$ or $\overline{\text{WE}} = V_{IL}$ or $\overline{\text{OE}} = V_{IH}, V_{I/O} = 0$ to V _{DD}	-1.0	-	1.0	μA	
High level output voltage	V _{OH}	I _{OH}	-0.5mA	1.8	-	-	V
			-100μA	V _{DD} -0.2	-	-	
Low level output voltage	V _{OL}	I _{OL}	0.5mA	-	-	0.4	V
			100μA	-	-	0.2	
Standby supply current	I _{DSS}	$\overline{\text{CS1}} = V_{IH}$ or $\overline{\text{CS2}} = V_{IL}$	-	-	1.0	mA	
	I _{DSS1}	$\overline{\text{CS1}} = \overline{\text{CS2}} \geq V_{DD} - 0.2V$ or $\overline{\text{CS2}} \leq 0.2V$	-	0.5	15	μA	
Average operating current	I _{DDA}	V _I = V _{IL} or V _{IH} I _{I/O} = 0mA, t _{cyc} = Min.	-	25	35	mA	
	I _{DDA1}	V _I = V _{IL} or V _{IH} I _{I/O} = 0mA, t _{cyc} = 1μs	-	3.0	5.0	mA	
Operating Supply Current	I _{DDO}	V _I = V _{IL} or V _{IH} I _{I/O} = 0mA	-	3.0	5.0	mA	

*1 : Typical values are measured at T_a = 25°C and V_{DD} = 2.85V

● Terminal Capacitance

(T_a = 25°C, f = 1MHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Address Capacitance	C _{ADD}	V _{ADD} = 0V	-	-	8	pF
Input Capacitance	C _I	V _I = 0V	-	-	8	pF
I/O Capacitance	C _{I/O}	V _{I/O} = 0V	-	-	10	pF

Note : This parameter is made by the inspection data of sample, not of all products

S1M1V085B0J7

● AC Electrical Characteristics

○ Read Cycle

(V_{SS} = 0V, Ta = -40 to 85°C)

Parameter	Symbol	Test Conditions	S1M1V085B0J7		Unit
			2.4 to 3.0V		
			Min.	Max.	
Read cycle time	t _{RC}	1	70	–	ns
Address access time	t _{ACC}	1	–	70	ns
CS1 access time	t _{ACS1}	1	–	70	ns
CS2 access time	t _{ACS2}	1	–	70	ns
\overline{OE} access time	t _{OE}	1	–	40	ns
\overline{LB} , \overline{UB} access time*	t _{AB}	1	–	40	ns
$\overline{CS1}$ output set time	t _{CLZ1}	2	5	–	ns
CS2 output set time	t _{CLZ2}	2	5	–	ns
$\overline{CS1}$ output floating	t _{CHZ1}	2	–	30	ns
CS2 output floating	t _{CHZ2}	2	–	30	ns
\overline{LB} , \overline{UB} output set time*	t _{BLZ}	2	0	–	ns
\overline{LB} , \overline{UB} output floating*	t _{BHZ}	2	–	30	ns
\overline{OE} output set time	t _{OLZ}	2	0	–	ns
\overline{OE} output floating	t _{OHZ}	2	–	30	ns
Output hold time	t _{OH}	1	5	–	ns

*Word-mode only

○ Write Cycle

(V_{SS} = 0V, Ta = -40 to 85°C)

Parameter	Symbol	Test Conditions	S1M1V085B0J7		Unit
			2.4 to 3.0V		
			Min.	Max.	
Write cycle time	t _{WC}	1	70	–	ns
Chip select time ($\overline{CS1}$)	t _{CW1}	1	60	–	ns
Chip select time (CS2)	t _{CW2}	1	60	–	ns
Address enable time	t _{AW}	1	60	–	ns
Address setup time	t _{AS}	1	0	–	ns
Write pulse width	t _{WP}	1	55	–	ns
\overline{LB} , \overline{UB} select time *	t _{BW}	1	60	–	ns
Address hold time	t _{WR}	1	0	–	ns
Data setup time	t _{DW}	1	35	–	ns
Data hold time	t _{DH}	1	0	–	ns
\overline{WE} output floating	t _{WHZ}	2	–	30	ns
\overline{WE} output set time	t _{OW}	2	5	–	ns



*Word-mode only

*1 Test Conditions






1. Input pulse level : 0.3V to 0.8V_{DD} (2.4V to 3.0V)
2. t_r = t_f = 5ns
3. Input and output timing reference levels : 1/2V_{DD} (2.4V to 3.0V)
4. Output load : C_L = 100pF (Includes Jig Capacitance)

*2 Test Conditions

1. Input pulse level : 0.3V to 0.8V_{DD} (2.4V to 3.0V)
2. t_r = t_f = 5ns
3. Input timing reference levels : 1/2V_{DD} (2.4V to 3.0V)
4. Output timing reference levels : ±200mV (The level changed from stable output voltage level)
5. Output load : C_L = 5pF (Includes Jig Capacitance)







● Timing Chart (Word-mode)



- Note : *1 During read cycle time, \overline{WE} is to be "High" level.
 *2 In write cycle time that is controlled by CS1 or CS2, output buffer is to be "Hi-Z" state even if \overline{OE} is "Low" level.
 *3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.

S1M1V085B0J7

● Timing Chart (Byte-mode)



- Note : *1 During read cycle time, \overline{WE} is to be "High" level.
 *2 In write cycle time that is controlled by $\overline{CS1}$ or CS2, output buffer is to be "Hi-Z" state even if \overline{OE} is "Low" level.
 *3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.


● DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

($V_{SS} = 0V$, $T_a = -40$ to $85^\circ C$)


Parameter	Symbol	Conditions	Min.	Typ.*	Max.	Unit
Data retention supply voltage	V_{DDR}		1.2	—	3.0	V
Data retention curren	I_{DDR}	$V_{DDR} = 2.5V$ $\overline{CS1} = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$	—	0.4	13	μA
Data hold time	t_{CDR}		0	—	—	ns
Operation recovery time	t_R		100	—	—	ns

* : Reference data at $T_a = 25^\circ C$

Data retention timing ($\overline{CS1}$ Control)



Data retention timing (CS2 Control)



FUNCTIONS

● Truth Table

<Word-mode>

CIO	$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	SA	\overline{LB}	\overline{UB}	I/O1 to 8	I/O9 to 16	MODE	I _{DD}
H	H	X	X	X	X	X	X	High-Z	High-Z	Not Selected	I _{DD} , I _{DD} S1
H	X	L	X	X	X	X	X	High-Z	High-Z	Not Selected	I _{DD} , I _{DD} S1
H	L	H	X	X	X	H	H	High-Z	High-Z	Output disable	I _{DD} A, I _{DD} A1
H	L	H	H	H	X	X	X	High-Z	High-Z	Output disable	I _{DD} A, I _{DD} A1
H	L	H	L	H	X	L	L	Data Out	Data Out	Word Read	I _{DD} A, I _{DD} A1
H	L	H	L	H	X	L	H	Data Out	High-Z	Lower Byte Read	I _{DD} A, I _{DD} A1
H	L	H	L	H	X	H	L	High-Z	Data Out	Upper Byte Read	I _{DD} A, I _{DD} A1
H	L	H	X	L	X	L	L	Data In	Data In	Word Write	I _{DD} A, I _{DD} A1
H	L	H	X	L	X	L	H	Data In	High-Z	Lower Byte Write	I _{DD} A, I _{DD} A1
H	L	H	X	L	X	H	L	High-Z	Data In	Upper Byte Write	I _{DD} A, I _{DD} A1

X : High or Low

<Byte-mode>

CIO	$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	SA	\overline{LB}	\overline{UB}	I/O1 to 8	I/O9 to 16	MODE	I _{DD}
L	H	X	X	X	X	X	X	High-Z	High-Z	Not Selected	I _{DD} , I _{DD} S1
L	X	L	X	X	X	X	X	High-Z	High-Z	Not Selected	I _{DD} , I _{DD} S1
L	L	H	H	H	SA	X	X	High-Z	High-Z	Output disable	I _{DD} A, I _{DD} A1
L	L	H	L	H	SA	X	X	Data Out	High-Z	Byte Read	I _{DD} A, I _{DD} A1
L	L	H	X	L	SA	X	X	Data In	High-Z	Byte Write	I _{DD} A, I _{DD} A1

X : High or Low

SA : available as address

● Selection of Word-mode or Byte-mode

It is possible to select Word-mode (262,144 words x 16-bit) or Byte-mode (524,288 words x 8-bit) by CIO-pin: CIO=V_{DD} for Word-mode and CIO=V_{SS} for Byte-mode.

During Reading data, Writing date, Standby mode, or Data retention, do not change the voltage on CIO.

(1) Word-mode (262,144 words x 16-bit)

In case of Word-mode, SA-pin is invalid and "High" or "Low" can be applied.

It is possible to control the data width by \overline{UB} and \overline{LB} pins.

(2) Byte-mode (524,288 words x 8-bit)

In case of Byte-mode, SA-pin can be used as an address pin.

\overline{UB} and \overline{LB} pins are invalid and "High" or "Low" can be applied.

And I/O 9 to 16 are in "Hige-Z" states.

● Reading data

● Word-mode

It is possible to control the data width by \overline{LB} and \overline{UB} pins.

(1) Reading data from lower byte

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", CS2= "High", \overline{OE} = "Low", \overline{LB} = "Low", and \overline{WE} = "High".

(2) Reading data from upper byte

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", CS2= "High", \overline{OE} = "Low", \overline{UB} = "Low", and \overline{WE} = "High".

(3) Reading data from both bytes

Data is able to be read when the address is set while holding $\overline{CS1}$ = "Low", CS2= "High", \overline{OE} = "Low", \overline{UB} = "Low", \overline{LB} = "Low", and \overline{WE} = "High".

S1M1V085B0J7

● Byte-mode

(1) Reading data from byte

Data is able to read when address and SA are set while holding $\overline{CS1}$ = "Low", CS2= "High", \overline{OE} ="Low", and \overline{WE} = "High".

Since I/O pins are in "Hi-Z" state when \overline{OE} = "High", the data bus line can be used for any other objective, then access time is apparently able to be cut down.

● Writing data

● Word-mode

(1)Writing data into lower byte

There are the following four ways of writing data into the memory.

- i) Hold $\overline{CS2}$ = "High", \overline{WE} = "Low", \overline{UB} = "High", and \overline{LB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", \overline{UB} = "High", and \overline{LB} = "Low", set address and give "High" pulse to CS2.
- iii) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{UB} = "High", and \overline{LB} = "Low", set address and give "Low" pulse to \overline{WE} .
- iv) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{WE} = "Low", and \overline{UB} = "High", set address and give "Low" pulse to \overline{LB} .

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", CS2 ="High", \overline{WE} and \overline{LB} = "Low".

(2)Writing data into upper byte

There are the following four ways of writing data into the memory.

- i) Hold $\overline{CS2}$ = "High", \overline{WE} = "Low", \overline{LB} = "High", and \overline{UB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", \overline{LB} = "High", and \overline{UB} = "Low", set address and give "High" pulse to CS2.
- iii) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{LB} = "High", and \overline{UB} = "Low", set address and give "Low" pulse to \overline{WE} .
- iv) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{WE} = "Low", and \overline{LB} = "High", set address and give "Low" pulse to \overline{UB} .

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", CS2 ="High", \overline{WE} and \overline{UB} = "Low".

(3)Writing data into both bytes

There are the following four ways of writing data into the memory.

- i) Hold $\overline{CS2}$ = "High", \overline{WE} = "Low", \overline{LB} and \overline{UB} = "Low", set address and give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", \overline{LB} and \overline{UB} = "Low", set address and give "High" pulse to CS2.
- iii) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{LB} and \overline{UB} = "Low", set address and give "Low" pulse to \overline{WE} .
- iv) Hold $\overline{CS1}$ = "Low", CS2 = "High", \overline{WE} = "Low", set address and give "Low" pulse to \overline{LB} and \overline{UB} .

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", CS2 ="High", \overline{WE} = "Low", \overline{UB} and \overline{LB} = "Low".

● Byte-mode

(1)Writing data into byte

There are the following three ways of writing data into the memory.

- i) Hold $\overline{CS2}$ = "High", \overline{WE} = "Low", set address and SA, then give "Low" pulse to $\overline{CS1}$.
- ii) Hold $\overline{CS1}$ = "Low", \overline{WE} = "Low", set address and SA, then give "High" pulse to CS2.
- iii) Hold $\overline{CS1}$ = "Low", CS2 = "High", set address and SA, then give "Low" pulse to \overline{WE} .

Anyway, data on I/O pins are latched up into the memory cell during $\overline{CS1}$ = "Low", CS2 ="High", and \overline{WE} = "Low".

As DATA I/O pins are in "Hi-Z" when $\overline{CS1}$ = "High", CS2 = "Low", \overline{OE} = "High", or \overline{LB} and \overline{UB} = "High" (Word-mode), the contention on the data bus can be avoided. But while I/O pins are in the output state, the data that is opposite to the output data should not be given.

● Standby mode

When $\overline{CS1}$ is "High" or $CS2$ is "Low" the chip is in the standby mode (only retaining data operation). In this case data I/O pins are Hi-Z, and all inputs of addresses, \overline{WE} , \overline{OE} , \overline{UB} , \overline{LB} , and data are inhibited.

When $\overline{CS1} = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$, there is almost no current flow except through the high resistance parts of the memory.


● Data retention at low voltage

In case of the data retention in the standby mode, the power supply can be gone down till the specified voltage. But it is impossible to write or read in this mode.

S1M1V085B0J7

■ PACKAGE DIMENSIONS

TFBGA-48 pin



Unit : mm

THIS PAGE IS BLANK.

S1M1V085B0J7

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****IC Marketing & Engineering Group****ED International Marketing Department
Europe & U.S.A**

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

**ED International Marketing Department
Asia**

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>



First issue March, 2001
Printed in Japan ©

Rev.1.0