


# CMOS 4-BIT SINGLE CHIP MICROCOMPUTER S1C6P366 Technical Manual S1C6P366 Technical Hardware





#### **NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

MS-DOS, Windows, Windows 95, Windows 98 and Windows NT are registered trademarks of Microsoft Corporation, U.S.A. PC-DOS, PC/AT, PS/2, VGA, EGA and IBM are registered trademarks of International Business Machines Corporation, U.S.A. NEC PC-9800 Series and NEC are registered trademarks of NEC Corporation.


The flash technology in this product is licensed from Silicon Storage Technology Inc. in the U.S.A.


All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

## Revisions and Additions for this manual

Chapter	Section	Page	Item	Contents
4	4.7.3	46	Control of LCD display and drive waveform	A part of contents was deleted.
			(1) Display ON/OFF control	
	4.9.5	73	Programming notes	(6) was added.
7	7.2	120	Summary of Notes by Function	(5) was added.
			Programmable timer	

## Configuration of product number





## **CONTENTS**

CHAPTER 1	OU'	TLINE	1
	1.1	Features	_
	1.2	Block Diagram	2
	1.3	Pin Layout Diagram	
	1.4	Pin Description	
	1.5	Mask Option	
	1.6	Segment Option	
CHAPTER 2	Pov	WER SUPPLY AND INITIAL RESET	6
	2.1	Power Supply	
	2.1	2.1.1 Voltage <vd1> for oscillation circuit and internal circuits</vd1>	7
		2.1.3 Operating mode of power supply circuit	
	2.2	Initial Reset	8
		2.2.1 Reset terminal (RESET)	
		2.2.2 Internal register at initial resetting	
	2.2	2.2.3 Terminal settings at initial resetting	
	2.3	Test Terminal (TEST)	
	2.4	Terminals for Flash EEPROM	10
CHAPTER 3	<b>CP</b>	U, PROM, RAM	11
	3.1	<i>CPU</i>	11
	3.2	Code PROM	11
	3.3	RAM	11
4			<b>4</b> .0
CHAPTER 4	PER	RIPHERAL CIRCUITS AND OPERATION	
	4.1	Memory Map	13
	4.2	Watchdog Timer	
		4.2.1 Configuration of watchdog timer	
		4.2.2 Interrupt function	
		4.2.4 Programming notes	
	4.3	Oscillation Circuit	
		4.3.1 Configuration of oscillation circuit	
		4.3.2 OSC1 oscillation circuit	22
		4.3.3 OSC3 oscillation circuit	
		4.3.4 Operating voltage	
		4.3.5 Switching operating clock	
		4.3.7 I/O memory of oscillation circuit	
		4.3.8 Programming notes	
	4.4	Input Ports (K00–K03, K10–K13 and K20)	
	* -	4.4.1 Configuration of input ports	
		4.4.2 Interrupt function	
		4.4.3 Mask option	
		4.4.4 I/O memory of input ports	
		4.4.5 Programming notes	33

4.5	Output Ports (R00–R03, R10–R13 and R20–R23)	34
	4.5.1 Configuration of output ports	
	4.5.2 Mask option	
	4.5.3 High impedance control	
	4.5.4 Special output	
	4.5.5 I/O memory of output ports	
	4.5.6 Programming notes	
4.6	I/O Ports (P00–P03, P10–P13, P20–P23, P30–P33 and P40–P43)	40
7.0	4.6.1 Configuration of I/O ports	
	4.6.2 Mask option	
	4.6.3 I/O control registers and input/output mode	
	4.6.4 Pull-up during input mode	
	4.6.5 I/O memory of I/O ports	
	4.6.6 Programming note	
4.7	LCD Driver (COM0–COM3, SEG0–SEG31)	
	4.7.1 Configuration of LCD driver	
	4.7.2 Power supply for LCD driving	
	4.7.3 Control of LCD display and drive waveform	
	4.7.4 Segment option	
	4.7.5 Mask option	
	4.7.6 I/O memory of LCD driver	
	4.7.7 Programming notes	
4.8	Clock Timer	54
	4.8.1 Configuration of clock timer	54
	4.8.2 Data reading and hold function	54
	4.8.3 Interrupt function	55
	4.8.4 I/O memory of clock timer	56
	4.8.5 Programming notes	57
4.9	Programmable Timer	58
,	4.9.1 Configuration of programmable timer	
	4.9.2 Tow separate 8-bit timer (MODE16 = "0") operation	
	4.9.2.1 Setting of initial value and counting down	
		59
	4.9.2.2 Counter mode	59 60
	4.9.2.2 Counter mode	59 60 61
	4.9.2.2 Counter mode	59 60 61 62
	4.9.2.2 Counter mode	59 60 61 62 62
	4.9.2.2 Counter mode	59 60 61 62 62 63
	4.9.2.2 Counter mode	59 60 61 62 62 63 63
	4.9.2.2 Counter mode	59 60 61 62 62 63 63 63
	4.9.2.2 Counter mode	59 60 61 62 62 63 63 63
	4.9.2.2 Counter mode	59 60 61 62 63 63 63 64 65
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function	59 60 61 62 63 63 63 64 65 66
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output	59 60 61 62 63 63 63 64 65 66
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface	59 60 61 62 63 63 63 64 65 66 66 67
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer	59 60 61 62 63 63 63 64 65 66 66 67 68
<i>A</i> 10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes	59 60 61 62 63 63 63 64 65 66 66 67 68 73
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes	59 60 61 62 63 63 63 64 65 66 66 67 68 73
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface	59 60 61 62 63 63 63 65 66 66 67 68 73 74
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option	59 60 61 62 63 63 63 65 66 66 67 68 73 74 74
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface	59 60 61 62 63 63 63 64 65 66 66 67 68 73 74 75 75
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface 4.10.4 Data input/output and interrupt function	59 60 61 62 63 63 63 64 65 66 66 67 68 73 74 75 75 76
4.10	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface 4.10.4 Data input/output and interrupt function 4.10.5 I/O memory of serial interface	59 60 61 62 63 63 63 64 65 66 66 67 68 73 74 75 75 76 78
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Description Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface 4.10.4 Data input/output and interrupt function 4.10.5 I/O memory of serial interface 4.10.6 Programming notes	59 60 61 62 63 63 63 64 65 66 66 67 68 73 74 74 75 75 76 78 78
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface 4.10.4 Data input/output and interrupt function 4.10.5 I/O memory of serial interface 4.10.6 Programming notes	59 60 61 62 63 63 64 65 66 66 67 68 73 74 75 75 75 76 78 78 78
	4.9.2.2 Counter mode 4.9.2.3 Setting of input clock in timer mode 4.9.2.4 Interrupt function 4.9.2.5 Setting of TOUT output 4.9.2.6 Transfer rate setting for serial interface 4.9.3 One channel × 16-bit timer (MODE16 = "1") operation 4.9.3.1 Setting of initial value and counting down 4.9.3.2 Counter mode 4.9.3.3 Setting of input clock in timer mode 4.9.3.4 Interrupt function 4.9.3.5 Setting of TOUT output 4.9.3.6 Transfer rate setting for serial interface 4.9.4 I/O memory of programmable timer 4.9.5 Programming notes  Description Serial Interface (SIN, SOUT, SCLK, SRDY) 4.10.1 Configuration of serial interface 4.10.2 Mask option 4.10.3 Master mode and slave mode of serial interface 4.10.4 Data input/output and interrupt function 4.10.5 I/O memory of serial interface 4.10.6 Programming notes	59 60 61 62 63 63 63 64 65 66 66 67 68 73 74 75 75 75 76 78 81 82

4.11.4 Control of A/D converter
4.11.6 I/O memory of A/D converter.       86         4.11.7 Programming notes.       88         4.12.1 Buzzer Output Circuit.       .89         4.12.2 Mask option       .89         4.12.3 Control of buzzer output.       .90         4.12.4 I/O memory of buzzer output.       .91         4.12.5 Programming note.       .91         4.13 SVD (Supply Voltage Detection) Circuit.       .92         4.13.1 Configuration of SVD circuit.       .92         4.13.2 SVD operation       .92         4.13.3 I/O memory of SVD circuit.       .93         4.13.4 Programming notes       .93         4.14 Interrupt and HALT       .94         4.14.1 Interrupt factor       .96         4.14.2 Interrupt mask       .97         4.14.3 Interrupt vector       .97         4.14.4 I/O memory of interrupt       .98         4.14.5 Programming notes       .100         CHAPTER 5 PROM PROGRAMMING AND OPERATING MODE         5.1 Configuration of PROM Programmer       .101         5.2 Operating Mode       .103         5.2.2 Serial programming mode       .103         5.2.3 Parallel programming mode       .103         6.1 Differences from SIC63358       .105         6.1.1 Terminal configuration
4.11.7 Programming notes
4.12   Buzzer Output Circuit
4.12.1 Configuration of buzzer output circuit
4.12.1 Configuration of buzzer output circuit
4.12.2 Mask option
4.12.3 Control of buzzer output   90     4.12.4 I/O memory of buzzer output circuit   91     4.12.5 Programming note   91     4.13 SVD (Supply Voltage Detection) Circuit   92     4.13.1 Configuration of SVD circuit   92     4.13.2 SVD operation   93     4.13.3 I/O memory of SVD circuit   93     4.13.4 Programming notes   93     4.14 Interrupt and HALT   94     4.14.1 Interrupt factor   96     4.14.2 Interrupt mask   97     4.14.3 Interrupt vector   97     4.14.4 I/O memory of interrupt   98     4.14.5 Programming notes   100    CHAPTER 5 PROM PROGRAMMING AND OPERATING MODE   101     5.1 Configuration of PROM Programmer   101     5.2 Operating Mode   103     5.2.1 Normal operation mode   103     5.2.2 Serial programming mode   104    CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS   105     6.1.1 Terminal configuration   105     6.1.2 Mask option   106     6.1.3 Power supply   107     6.1.4 Initial reset   109     6.1.5 PROM, RAM   109     6.1.6 I/O memory   109     6.1.7 Oscillation circuit   109     6.1.8 SVD circuit   110
4.12.4 I/O memory of buzzer output circuit
4.13 SVD (Supply Voltage Detection) Circuit       92         4.13.1 Configuration of SVD circuit       92         4.13.2 SVD operation       92         4.13.3 I/O memory of SVD circuit       93         4.13.4 Programming notes       93         4.14 Interrupt and HALT       94         4.14.1 Interrupt factor       96         4.14.2 Interrupt mask       97         4.14.3 Interrupt vector       97         4.14.4 I/O memory of interrupt       98         4.14.5 Programming notes       100         CHAPTER 5 PROM PROGRAMMING AND OPERATING MODE       101         5.1 Configuration of PROM Programmer       101         5.2 Operating Mode       103         5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS       105         6.1 Differences from SIC63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 U/O memory       109         6.1.7 O
4.13.1 Configuration of SVD circuit
4.13.1 Configuration of SVD circuit
4.13.2 SVD operation   92
4.13.3 I/O memory of SVD circuit
4.14 Interrupt and HALT   94     4.14.1 Interrupt factor   96     4.14.2 Interrupt mask   97     4.14.3 Interrupt vector   97     4.14.4 I/O memory of interrupt   98     4.14.5 Programming notes   100
4.14.1 Interrupt factor   96   4.14.2 Interrupt mask   97   4.14.3 Interrupt vector   97   4.14.4 I/O memory of interrupt   98   4.14.5 Programming notes   100
4.14.1 Interrupt factor   96   4.14.2 Interrupt mask   97   4.14.3 Interrupt vector   97   4.14.4 I/O memory of interrupt   98   4.14.5 Programming notes   100
4.14.2 Interrupt mask
4.14.3 Interrupt vector   97   4.14.4 I/O memory of interrupt   98   4.14.5 Programming notes   100
4.14.5 Programming notes   100
4.14.5 Programming notes   100
5.1 Configuration of PROM Programmer       101         5.2 Operating Mode       103         5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM Models         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 \$VD circuit       110
5.1 Configuration of PROM Programmer       101         5.2 Operating Mode       103         5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM Models         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 \$VD circuit       110
5.2 Operating Mode       103         5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM Models         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
5.2.1 Normal operation mode       103         5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
5.2.2 Serial programming mode       103         5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
5.2.3 Parallel programming mode       104         CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS       105         6.1 Differences from \$1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1 Differences from S1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1 Differences from S1C63358       105         6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.1 Terminal configuration       105         6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.2 Mask option       106         6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.3 Power supply       107         6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.4 Initial reset       109         6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.5 PROM, RAM       109         6.1.6 I/O memory       109         6.1.7 Oscillation circuit       109         6.1.8 SVD circuit       110
6.1.6 I/O memory
6.1.7 Oscillation circuit
6.1.8 SVD circuit
(A D:00 0 010(3150
6.2 Differences from S1C63158
6.2.1 Terminal configuration111
6.2.2 Mask option 113
6.2.3 Power supply
6.2.4 Initial reset
6.2.5 PROM, RAM
6.2.6 I/O memory
6.2.7 Oscillation circuit
U.Z.O AVIZ CHCINI
01210 2 / 2 010001
7 C
CHAPTER 7 SUMMARY OF NOTES
CHAPTER 7 SUMMARY OF NOTES

CHAPTER 8	BAS	IC EXTERNAL WIRING DIAGRAM	125
CHAPTER 9	Ele	CTRICAL CHARACTERISTICS	129
	9.1	Absolute Maximum Rating	129
	9.2	Recommended Operating Conditions	129
	9.3	DC Characteristics	130
	9.4	Analog Circuit Characteristics and Power Current Consumption	131
	9.5	Oscillation Characteristics	132
	9.6	Serial Interface AC Characteristics	133
	9.7	Timing Chart	
	9.8	Characteristics Curves (reference value)	135
CHAPTER 10	PAC	KAGE	139
	10.1	Plastic Package	139
CHAPTER 11	<b>P</b> AD	LAYOUT	140
		Diagram of Pad Layout	
	11.2	Pad Coordinates	141
APPENDIX $A$	PRO	OM Programming	142
	A.1	Outline of Writing Tools	142
	A.2	Serial Programming (S1C88/S1C63 Serial Connector)	143
		A.2.1 Serial programming environment (S1C88/S1C63 Serial Connector)	143
		A.2.2 System connection and setup for serial programming (S1C88/S1C63 Serial Connector)	145
		A.2.3 Serial programming procedure (S1C88/S1C63 Serial Connector)	
		A.2.4 Connection diagram for serial programming	
		(S1C88/S1C63 Serial Connector)	
	A.3	Parallel Programming	
		A.3.1 Parallel programming environment	
		A.3.3 Parallel programming procedure	
	A.4	Universal ROM Writer II (S5U1C88000W1) Specifications	156
		A.4.1 Outline of Universal ROM Writer II specifications	
		A.4.2 Detailed description of the Universal ROM Writer II commands	
		A.4.4 Universal ROM Writer II error messages	
	A.5	Flash EEPROM Programming Notes	
ADDENDIV R	S51	V1C63000P Manual	
		RIPHERAL CIRCUIT BOARD FOR S1C63158/358/P366)	168
	B.1	Names and Functions of Each Part	168
	B.2	Connecting to the Target System	171
	В.3	Usage Precautions	173
		B.3.1 Operational precautions	
		B.3.2 Differences with the actual IC	173

# CHAPTER 1 OUTLINE

The S1C6P366 is a microcomputer which has a high-performance 4-bit CPU S1C63000 as the core CPU, rewritable PROM, RAM, serial interface, watchdog timer, programmable timer, time base counter (1 system), SVD circuit, a segment type LCD driver (32 segments  $\times$  4 commons), A/D converter and a special input port that can implement key position discrimination function using with the A/D converter. The S1C6P366 has a built-in large capacity PROM (16K  $\times$  13 bits) and RAM (2K  $\times$  4 bits) that are compatible with the S1C63358 and S1C63158, it can therefore be used as an MTP (Multi-Time Programming) for program development.

#### 1.1 Features

OSC1 oscillation circuit	32.768 k	Hz (Typ.) crystal o	scillation circuit
OSC3 oscillation circuit	1.8 MH	z (Typ.) CR or 4 N	MHz (Max.) ceramic oscillation circuit (*1)
Instruction set		struction: sing mode:	46 types (411 instructions with all) 8 types
Instruction execution time		68 kHz operation: Hz operation:	Min. 61 μsec Min. 0.5 μsec
PROM capacity	Segmer Progran	nt option PROM: nming method:	16,384 words × 13 bits 2,048 words × 4 bits Parallel or serial programming (exclusive PROM writer is used) 100 times
DAM assessible	Rewriti	0	
RAM capacity		emory: / memory:	$2,048 \text{ words} \times 4 \text{ bits}$ $32 \text{ words} \times 4 \text{ bits}$
Input port		-	up resistors) sition sensing interrupt by A/D)
Output port	12 bits	(2 special outputs	s are available *2)
I/O port	20 bits	(4 serial inputs/c) (4 A/D inputs are	-
Serial interface	1 port	(8-bit clock synch	nronous system)
LCD driver	32 segn	nents $\times$ 4, 3 or 2 co	ommons (*2), 1/3 bias drive
Time base counter	1 syster	n (clock timer)	
Programmable timer		1, 2 channels $ imes$ 8 bit ent counter funct	
Watchdog timer	Built-in	l	
A/D converter			A/D clock: OSC1, OSC3 (2.7 V to 5.5 V)
Buzzer output	Buzzer	frequency: 2 kHz	or 4 kHz (*2), 2 Hz interval output (*2)
Supply voltage detection (SVD) circuit	. 2 value	s, programmable	(2.7 V, 2.8 V)
External interrupt		ort interrupt: nsing interrupt:	2 systems 1 system
Internal interrupt	Progran Serial in	imer interrupt: nmable timer inte nterface interrupt onverter:	= -
Power supply voltage	2.7 V to	5.5 V	
Operating temperature range	-20°C to	o 70°C	

Current consumption (Typ.) ...... Single clock:

During HALT (32 kHz) 3.0 V (LCD power OFF) 2.5 μA

3.0 V (LCD power ON) 37 µA

During operation (32 kHz) 3.0 V (LCD power ON) 120 μA

Twin clock:

During operation (4 MHz) 3.0~V~(LCD~power~ON)  $800~\mu A$ 

Package ...... QFP15-100pin (plastic) or chip

\*1: Can be selected with mask option \*2: Can be selected with software

## 1.2 Block Diagram





Fig. 1.2.1 Block diagram

# 1.3 Pin Layout Diagram

## QFP15-100pin



No.	Pin n	ame	No.	Pin r	name	No.	Pin name		No.	Pin name	
INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358
1	SEG7	SEG7	26	CLKIN	N.C.	51	SCLK	N.C.	76	R13	R13
2	SEG8	SEG8	27	SPRG	N.C.	52	P43	P43	77	R12	R12
3	SEG9	SEG9	28	COM0	COM0	53	P42	P42	78	R11	R11
4	SEG10	SEG10	29	COM1	COM1	54	P41	P41	79	R10	R10
5	SEG11	SEG11	30	COM2	COM2	55	P40	P40	80	R03	R03
6	SEG12	SEG12	31	COM3	COM3	56	P33	P33	81	R02	R02
7	SEG13	SEG13	32	CB	CB	57	P32	P32	82	R01	R01
8	SEG14	SEG14	33	CA	CA	58	P31	P31	83	R00	R00
9	SEG15	SEG15	34	Vc3	Vc3	59	P30	P30	84	BZ	BZ
10	SEG16	SEG16	35	VC2	VC2	60	P23	P23	85	K00	K00
11	SEG17	SEG17	36	Vc1	Vc1	61	P22	P22	86	K01	K01
12	SEG18	SEG18	37	Vss	Vss	62	P21	P21	87	K02	K02
13	SEG19	SEG19	38	OSC1	OSC1	63	P20	P20	88	K03	K03
14	SEG20	SEG20	39	OSC2	OSC2	64	P13	P13	89	K10	K10
15	SEG21	SEG21	40	$V_{D1}$	$V_{D1}$	65	P12	P12	90	K11	K11
16	SEG22	SEG22	41	OSC3	OSC3	66	P11	P11	91	K12	K12
17	SEG23	SEG23	42	OSC4	OSC4	67	P10	P10	92	K13	K13
18	SEG24	SEG24	43	$V_{\mathrm{DD}}$	$V_{\mathrm{DD}}$	68	P03	P03	93	K20	K20
19	SEG25	SEG25	44	RESET	RESET	69	P02	P02	94	SEG0	SEG0
20	SEG26	SEG26	45	TEST	TEST	70	P01	P01	95	SEG1	SEG1
21	SEG27	SEG27	46	AVREF	AVREF	71	P00	P00	96	SEG2	SEG2
22	SEG28	SEG28	47	$AV_{DD}$	AVdd	72	R23	R23	97	SEG3	SEG3
23	SEG29	SEG29	48	AVss	AVss	73	R22	R22	98	SEG4	SEG4
24	SEG30	SEG30	49	RXD	N.C.	74	R21	R21	99	SEG5	SEG5
25	SEG31	SEG31	50	TXD	N.C.	75	R20	R20	100	SEG6	SEG6

N.C.: No Connection

Fig. 1.3.1 Pin layout diagram

## 1.4 Pin Description

Table 1.4.1 Pin description

Pin name	Pin No.	In/Out	Function
Vdd	43	-	Power (+) supply pin
Vss	37	-	Power (–) supply pin
V <sub>D1</sub>	40	-	Oscillation system regulated voltage output pin
VC1-VC3	36–34	-	LCD system power supply pin 1/3 bias
CA, CB	33, 32	-	LCD system boosting/reducing capacitor connecting pin
OSC1	38	I	Crystal oscillation input pin
OSC2	39	О	Crystal oscillation output pin
OSC3	41	I	Ceramic or CR oscillation input pin (selected by mask option)
OSC4	42	О	Ceramic or CR oscillation output pin (selected by mask option)
K00-K03	85–88	I	Input port
K10-K13	89–92	I	Input port
K20	93	I	Input port with control
P00-P03	71–68	I/O	I/O port
P10-P13	67–64	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20-P23	63-60	I/O	I/O port
P30-P33	59–56	I/O	I/O port
P40-P43	55–52	I/O	I/O port (can be used as A/D input)
R00	83	О	Output port
R01	82	О	Output port
R02	81	О	Output port (switching to TOUT output is possible by software)
R03	80	О	Output port (switching to FOUT output is possible by software)
R10-R13	79–76	О	Output port
R20-R23	75–72	О	Output port
COM0-COM3	28-31	О	LCD common output pin (1/4, 1/3, 1/2 duty can be selected by software)
SEG0-SEG31	94–100, 1–25	О	LCD segment output pin
AVDD	47	-	Power (+) supply pin for A/D converter
AVss	48	_	Power (–) supply pin for A/D converter
AVREF	46	_	Reference voltage for A/D converter
BZ	84	О	Buzzer output pin
RESET	44	I	Initial reset input pin
TEST	45	I	Testing input pin
RXD *1	49	I	Serial data input pin for Flash programming
TXD *1	50	О	Serial data output pin for Flash programming
SCLK *1	51	I/O	Serial clock input/output pin for Flash programming
CLKIN *1	26	I	Clock input pin for Flash programming
SPRG *1	27	I	Control pin for Flash programming

<sup>\*1</sup> N.C. in S1C63358

Refer to Chapter 5, "PROM Programmer and Operating Mode", for the Flash programming pins.

## 1.5 Mask Option

Mask options shown below are provided for the S1C6P366.

#### <S1C6P366 mask options>

#### (1) OSC3 oscillation circuit

Either CR oscillation circuit or ceramic oscillation circuit can be selected as the OSC3 oscillation circuit.

Refer to Section 4.3.3, "OSC3 oscillation circuit", for details.

The other mask options provided for the S1C63358/63158 are fixed as follows in the S1C6P366, so they cannot be selected.

OSC1 oscillation circuit	Crvstal	oscillation
--------------------------	---------	-------------

- Multiple key input reset ...... Not used
- Time authorize for multiple key input...... Not used
- Input port pull-up resistor ...... Available
- Output port output specifications ...... Complementary output
- I/O port output specifications ...... Complementary output
- I/O port pull-up resistor P1x, P2x, P3x ...... Available

P4x ..... Not available

- LCD drive bias ...... 1/3 bias
- Serial interface input/output polarity ...... Negative polarity
- Buzzer output specification ...... Negative polarity

## 1.6 Segment Option

#### (1) LCD segment allocation

Up to 128 bits of the display memory can be selected from the data memory addresses F000H to F01FH. The LCD driver has a segment decoder built-in, and the data bit (D0–D3) of the optional address in the display memory area (F000H–F01FH) can be allocated to the optional segment. The segment option generator SOG63358, that has been prepared as a development software tool of the S1C63358, is used for this selection.

Refer to Section 4.7.4, "Segment option", for details.

#### (2) LCD segment output specification

It is possible to set the optional SEG terminal for DC output.

Refer to Section 4.7.4, "Segment option", for details.

#### (3) Segment option data

Recommended LCD segment option data is include in the S5U1C6P366Y1 package. Modifying the LCD segment opotion is done at the user's own risk.

# CHAPTER 2 POWER SUPPLY AND INITIAL RESET

## 2.1 Power Supply

The S1C6P366 operating power voltage is as follows:

2.7 V to 5.5 V

The S1C6P366 operates by applying a single power supply within the above range between VDD/AVDD and VSS/AVSS. The S1C6P366 itself generates the voltage necessary for all the internal circuits by the built-in power supply circuits shown in Table 2.1.1.

	<i>Table 2.1.1</i>	Power supply circuits
Circuit		Power supply circuit

Circuit	Power supply circuit	Output voltage
Oscillation circuit	Oscillation system voltage regulator	VD1
Internal logic circuits	Supply voltage (VDD)	Vdd
LCD driver	LCD system voltage circuit	Vc1-Vc3
Oscillation system voltage regulator	Supply voltage (VDD)	Vdd
LCD system voltage circuit	Supply voltage (VDD)	Vdd
A/D converter	Analog supply voltage (AVDD) and supply voltage (VDD)	AVDD and VDD

Note: • Do not drive external loads with the output voltage from the internal power supply circuits.

- The internal LCD system voltage circuit (1/3 bias) is always used in the S1C6P366.
- See Chapter 9, "Electrical Characteristics", for voltage values and drive capability.




Fig. 2.1.1 Configuration of power supply

#### 2.1.1 Voltage <VD1> for oscillation circuit and internal circuits

VD1 is the operating voltage for the oscillation circuit, and is generated by the oscillation system voltage regulator for stabilizing oscillation.

In the S1C63358/63158, it is necessary to switch the VD1 voltage level according to the oscillation circuit and operating frequency by controlling the voltage regulator. In the S1C6P366, the VD1 voltage level is fixed, so software control for switching the VD1 level does not affect the actual output voltage. However, when using the S1C6P366 as a development tool for the S1C63358/63158, the VD1 software control sequence must be implemented according to the model.

Refer to Chapter 6, "Differences from Mask ROM Models", for details.

#### 2.1.2 Voltage <VC1-VC3> for LCD driving

VC1 to VC3 are the voltages for LCD drive, and are generated by the LCD system voltage circuit to stabilize the display quality.

Since the minimum operating voltage of the S1C6P366 is 2.7 V, the LCD system voltage circuit generates VC2 as the reference voltage, and generates two other voltages by boosting or reducing VC2 (VC1 =  $1/2 \cdot VC2$ , VC3 =  $3/2 \cdot VC2$ ).

Refer to Chapter 9, "Electrical Characteristics", for voltage values of Vc1 to Vc3.

## 2.1.3 Operating mode of power supply circuit

The oscillation system voltage regulator and A/D converter power supply circuit operate in normal mode that uses  $V\!D\!D$  as the power source.

In the S1C63358/63158, a booster mode (Vc2 mode) is provided in order to guarantee low-voltage operation, therefore it is necessary to switch the operating mode. Since the power supply voltage of the S1C6P366 is 2.7 V or more, this switching is not necessary and the software control does not affect the operating mode. However, when using the S1C6P366 as a development tool for the S1C63358/63158, the operating mode control routine must be implemented according to the model.

Refer to Chapter 6, "Differences from Mask ROM Models", for details.

#### 2.2 Initial Reset

To initialize the S1C6P366 circuits, initial reset must be executed. The S1C6P366 supports an external initial reset using the reset  $(\overline{RESET})$  terminal.

When the power is turned on, be sure to initialize using this reset function. It is not guaranteed that the circuits are initialized by only turning the power on.

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

#### 2.2.1 Reset terminal ( $\overline{RESET}$ )

Initial reset can be executed externally by setting the reset terminal to a low level (VSS). After that the initial reset is released by setting the reset terminal to a high level (VDD) and the CPU starts operation. The reset input signal is maintained by the RS latch and becomes the internal initial reset signal. The RS latch is designed to be released by a 2 Hz signal (high) that is divided by the OSC1 clock. Therefore in normal operation, a maximum of 250 msec (when fosc1 = 32.768 kHz) is needed until the internal initial reset is released after the reset terminal goes to high level. Be sure to maintain a reset input of 0.1 msec or more.

However, when turning the power on, the reset terminal should be set at a low level as in the timing shown in Figure 2.2.1.1.




Fig. 2.2.1.1 Initial reset at power on

The reset terminal should be set to 0.1 • VDD or less (low level) until the supply voltage becomes 2.7 V or more. After that, a level of 0.5 • VDD or less should be maintained more than 2.0 msec. In the S1C6P366, a low level input to the reset terminal initializes some analog circuits as well as the

internal logic. At this time, 10 µA or more current is consumed as the bias current.

## 2.2.2 Internal register at initial resetting

Initial reset initializes the CPU as shown in Table 2.2.2.1.

The registers and flags which are not initialized by initial reset should be initialized in the program if necessary.

In particular, the stack pointers SP1 and SP2 must be set as a pair because all the interrupts including NMI are masked after initial reset until both the SP1 and SP2 stack pointers are set with software.

When data is written to the EXT register, the E flag is set and the following instruction will be executed in the extended addressing mode. If an instruction which does not permit extended operation is used as the following instruction, the operation is not guaranteed. Therefore, do not write data to the EXT register for initialization only.

Refer to the "S1C63000 Core CPU Manual" for extended addressing and usable instructions.

Table 2.2.2.1 Initial values

	CPU core										
Name	Symbol	Number of bits	Setting value								
Data register A	A	4	Undefined								
Data register B	В	4	Undefined								
Extension register EXT	EXT	8	Undefined								
Index register X	X	16	Undefined								
Index register Y	Y	16	Undefined								
Program counter	PC	16	0110H								
Stack pointer SP1	SP1	8	Undefined								
Stack pointer SP2	SP2	8	Undefined								
Zero flag	Z	1	Undefined								
Carry flag	C	1	Undefined								
Interrupt flag	I	1	0								
Extension flag	E	1	0								
Queue register	0	16	Undefined								

Peripheral circuits										
Name Number of bits Setting										
RAM	4	Undefined								
Display memory	4	Undefined								
Other pheripheral circuits	_	*								

<sup>\*</sup> See Section 4.1, "Memory Map".

#### 2.2.3 Terminal settings at initial resetting

The output port (R) terminals and I/O port (P) terminals are shared with special output terminals, input/output terminals of the serial interface and input terminals of the A/D converter. These functions are selected by the software. At initial reset, these terminals are set to the general purpose output port terminals and I/O port terminals. Set them according to the system in the initial routine. In addition, take care of the initial status of output terminals when designing a system.

Table 2.2.3.1 shows the list of the shared terminal settings.

Table 2.2.3.1 List of shared terminal settings

Terminal	Terminal status	Specia	loutput	Seria	al I/F	A/D
name	at initial reset	TOUT	FOUT	Master	Slave	converter
R00	R00 (High output)					
R01	R01 (High output)					
R02	R02 (High output)	TOUT				
R03	R03 (High output)		FOUT			
R10-R13	R10–R13 (High output)					
R20-R23	R20–R23 (High output)					
P00-P03	P00–P03 (Input & Pull-up)					
P10	P10 (Input & Pull-up)			SIN(I)	SIN(I)	
P11	P11 (Input & Pull-up)			SOUT(O)	SOUT(O)	
P12	P12 (Input & Pull-up)			$\overline{\text{SCLK}}(O)$	SCLK(I)	
P13	P13 (Input & Pull-up)				SRDY(O)	
P20-P23	P20–P23 (Input & Pull-up)					
P30-P33	P30–P33 (Input & Pull-up)					
P40	P40 (Input & high impedance)					AD0(I)
P41	P41 (Input & high impedance)					AD1(I)
P42	P42 (Input & high impedance)					AD2(I)
P43	P43 (Input & high impedance)					AD3(I)

For setting procedure of the functions, see explanations for each of the peripheral circuits.

## 2.3 Test Terminal ( $\overline{TEST}$ )

This is the terminal used for the factory inspection of the IC. During normal operation, connect the  $\overline{\text{TEST}}$  terminal to VDD.

## 2.4 Terminals for Flash EEPROM

The S1C6P366 has the following terminals used for writing data to the Flash EEPROM and for factory testing.

SPRG: Flash EEPROM programming control terminal

SCLK: Clock input/output terminal for Flash EEPROM serial programming

RXD: Data input terminal for Flash EEPROM serial programming TXD: Data output terminal for Flash EEPROM serial programming

CLKIN: Flash EEPROM write-control clock input terminal

The above terminals should be set up according to the operating mode. Refer to Chapter 5, "PROM Programming and Operating Mode", for details.

# CHAPTER 3 CPU, PROM, RAM

#### 3.1 *CPU*

The S1C6P366 has a 4-bit core CPU S1C63000 built-in as its CPU part. Refer to the "S1C63000 Core CPU Manual" for the S1C63000.

Note: The SLP instruction cannot be used because the SLEEP operation is not assumed in the S1C6P366.

#### 3.2 Code PROM

The built-in code PROM is a PROM for loading programs, and has a capacity of 16,384 steps  $\times$  13 bits. The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program area of the S1C6P366 is step 0000H to step 3FFFH. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0102H-010EH, respectively.




Fig. 3.2.1 Configuration of code PROM

#### 3.3 RAM

The RAM is a data memory for storing various kinds of data, and has a capacity of 2,048 words  $\times$  4 bits. The RAM area is assigned to addresses 0000H to 07FFH on the data memory map. Addresses 0100H to 01FFH are 4-bit/16-bit data accessible areas and in other areas it is only possible to access 4-bit data. When programming, keep the following points in mind.

- (1) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (2) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).
  - 16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 00FFH or less exceeding the 4-bit/16-bit accessible range in the S1C6P366. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

(3) Subroutine calls use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1). Interrupts use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1) and 1 word (for F register evacuation) in the stack area for 4-bit data.




Fig. 3.3.1 Configuration of data RAM

# CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

The peripheral circuits of the S1C6P366 (timer, A/D, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.

## 4.1 Memory Map

The S1C6P366 data memory consists of 2,048-word RAM, 32-word display memory and 76-word peripheral I/O memory area. Figure 4.1.1 shows the overall memory map of the S1C6P366, and Tables 4.1.1(a)–(f) the peripheral circuits' (I/O space) memory maps.




Fig. 4.1.1 Memory map

Note: Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Tables 4.1.1 (a)–(f) for the peripheral I/O area.

Table 4.1.1 (a) I/O memory map (FF00H-FF28H)

		Red	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	01.1401.10	0000	_	\/D0	CLKCHG	0	OSC3	OSC1	CPU clock switch
	CLKCHG	OSCC	0	VDC	oscc	0	On	Off	OSC3 oscillation On/Off
FF00H		\A/	_	DAM	0 *3	- *2			Unused
	R/	VV	R	R/W	VDC	0	(OSC3)	(OSC1)	(Operating voltage switch)
	VADCEL	VDCEL	_	DRON	VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)
FF01H	VADSEL	VDSEL	0	DBON	VDSEL	0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)
110111	R/	w	R	R/W	0 *3	_ *2			Unused
	10	**	- ''	10,44	DBON	0	(On)	(Off)	(Voltage doubler On/Off)
	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			SVD criteria voltage setting [SVDS3-0] 0 1 2 3 4 5 6 7
FF04H					SVDS2	0			$\frac{[5 \text{VB3}] - 0[0] - [1] - [2] - [3] - $
		R	/W		SVDS1	0			[SVDS3-0] 8 9 10 11 12 13 14 15
					SVDS0	0 - *2			□ Voltage(V) 2.70 2.80
	0	0	SVDDT	SVDON	0 *3	- *2 - *2			Unused
FF05H			<u> </u>		0 *3 SVDDT	0	Low	Normal	Unused SVD evaluation data
		R		R/W	SVDON	0	On	Normal Off	SVD circuit On/Off
			Ι		FOUTE	0	Enable	Disable	FOUT output enable
	FOUTE	0	FOFQ1	FOFQ0	0 *3	_ *2	LIIADIE	Disable	Unused
FF06H				l	FOFQ1	0			FOUT FOUT
	R/W	R	R/	W	FOFQ0	0			frequency selection Frequency fosci/64 fosci/8 fosci foscs
					0 *3	- *2			Unused
	0	0	WDEN	WDRST	0 *3	_ *2			Unused
FF07H					WDEN	1	Enable	Disable	Watchdog timer enable
	F	₹	R/W	W	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)
					SIK03	0	Enable	Disable	7
	SIK03	SIK02	SIK01	SIK00	SIK02	0	Enable	Disable	W00 W02 :
FF20H					SIK01	0	Enable	Disable	K00–K03 interrupt selection register
		H,	/W		SIK00	0	Enable	Disable	
	K03	K02	K01	K00	K03	_ *2	High	Low	
FF21H	KUS	NU2	KUI	KUU	K02	- *2	High	Low	K00–K03 input port data
112111			R		K01	_ *2	High	Low	100 100 input port data
					K00	_ *2	High	Low	
	KCP03	KCP02	KCP01	KCP00	KCP03	1	_ᡶ		
FF22H					KCP02	1	] -	1	K00–K03 input comparison register
		R	/W		KCP01	1	<u>+</u>	_ <u>_</u> _	
			1		KCP00	0	- t		_
	SIK13	SIK12	SIK11	SIK10	SIK13 SIK12	0	Enable Enable	Disable Disable	
FF24H					SIK12	0	Enable	Disable	K10-K13 interrupt selection register
		R	/W		SIK11	0	Enable	Disable	
					K13	_ *2	High	Low	- <u> </u>
	K13	K12	K11	K10	K12	- *2	High	Low	
FF25H					K11	_ *2	High	Low	K10–K13 input port data
		ı	R		K10	_ *2	High	Low	
	1/05:2	1/05:5	1/05/	1/02:1	KCP13	1	Ť		7
FECOL	KCP13	KCP12	KCP11	KCP10	KCP12	1	¬	ſ	V10 V12 input comparison register
FF26H			ΛΑ/		KCP11	1	J_		K10–K13 input comparison register
		R	/W		KCP10	1	1		
	0	0	0	SIK20	0 *3	_ *2			Unused
FF28H	U	U		OIN20	0 *3	_ *2			Unused
112011	FF28H R			R/W	0 *3	- *2			Unused
	n n/v		. , , , ,	SIK20	0	Enable	Disable	K20 interrupt selection register	

#### Remarks

- \*1 Initial value at initial reset
- \*2 Not set in the circuit
- \*3 Constantly "0" when being read

Table 4.1.1 (b) I/O memory map (FF29H–FF44H)

	Table 4.1.1 (b) 1/O memory map (FF2911—FF4411)										
Address	D3	Reg D2	ister D1	D0	Name	Init *1	1	0	Comment		
					0 *3	_ *2		U	Unused		
FEOCL	0	0	0	K20	0 *3	_ *2			Unused		
FF29H		F	2		0 *3	- *2			Unused		
		Г	1		K20	_ *2	High	Low	K20 input port data		
	0	0	0	KCP20	0 *3 0 *3	- *2 - *2			Unused		
FF2AH					0 *3	- *2 - *2			Unused Unused		
		R		R/W	KCP20	1	¬_	F	K20 input comparison register		
					0 *3	- *2			Unused		
FEORLI	0	0	0	SENON	0 *3	_ *2			Unused		
FF2BH		R		R/W	0 *3	_ *2			Unused		
		п		F1/ VV	SENON	1	On	Off	Key sense On/Off control		
					R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)		
	R03HIZ	R02HIZ	R01HIZ	R00HIZ	R02HIZ	0	⊔iah 7	Output	FOUT output high impedance control (FOUTE=1)		
FF30H					HU2HIZ	U	High-Z	Output	R02 output high impedance control (PTOUT=0) TOUT output high impedance control (PTOUT=1)		
		R/	W		R01HIZ	0	High-Z	Output	R01 output high impedance control		
		10	"		R00HIZ	0	High-Z	Output	R00 output high impedance control		
	Doo	Doo	DC1	Doo	R03	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used		
FF31H	R03	R02	R01	R00	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used		
11310		R/	W		R01	1	High	Low	R01 output port data		
		.,,			R00	1	High	Low	R00 output port data		
	0	0	0	R1HIZ	0 *3 0 *3	- *2 - *2			Unused Unused		
FF32H					0 *3	- *2 - *2			Unused		
		R		R/W	R1HIZ	0	High-Z	Output	R1 output high impedance control		
					R13	1	High	Low			
FFOOLI	R13	R12	R11	R10	R12	1	High	Low	P10 P12 output most data		
FF33H		D/	w		R11	1	High	Low	R10–R13 output port data		
		П	VV		R10	1	High	Low			
	0	0	0	R2HIZ	0 *3	- *2 - *2			Unused		
FF34H					0 *3 0 *3	- *2 - *2			Unused Unused		
		R		R/W	R2HIZ	0	High-Z	Output	R2 output high impedance control		
					R23	1	High	Low	7		
FF35H	R23	R22	R21	R20	R22	1	High	Low	P20 P22 output most data		
ггээп		D/	w		R21	1	High	Low	R20–R23 output port data		
		П	VV		R20	1	High	Low			
	IOC03	IOC02	IOC01	IOC00	IOC03	0	Output	Input			
FF40H					IOC02 IOC01	0	Output Output	Input Input	P00–P03 I/O control register		
		R/	W		IOC01	0	Output	Input			
					PUL03	1	On	Off	7		
	PUL03	PUL02	PUL01	PUL00	PUL02	1	On	Off	DOO DOO mull up control accident		
FF41H		D.	ΛΛ/		PUL01	1	On	Off	P00–P03 pull-up control register		
		H/	W		PUL00	1	On	Off			
	P03	P02	P01	P00	P03	- *2	High	Low			
FF42H				""	P02	- *2 - *2	High	Low	P00–P03 I/O port data		
		R/	W		P01 P00	- *2 - *2	High High	Low Low			
					IOC13	0	Output	Input	P13 I/O control register		
									functions as a general-purpose register when SIF (slave) is selected		
	IOC13	IOC12	IOC11	IOC10	IOC12	0	Output	Input	P12 I/O control register (ESIF=0)		
FF44H									functions as a general-purpose register when SIF is selected		
11-4-411					IOC11	0	Output	Input	P11 I/O control register (ESIF=0)		
		R/	W		10040		0.4-	le '	functions as a general-purpose register when SIF is selected		
					IOC10	0	Output	Input	P10 I/O control register (ESIF=0)		
									functions as a general-purpose register when SIF is selected		

Table 4.1.1 (c) I/O memory map (FF45H–FF51H)

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					PUL13	1	On	Off	P13 pull-up control register
									functions as a general-purpose register when SIF (slave) is selected
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)
									functions as a general-purpose register when SIF (master) is selected
FF45H									SCLK (I) pull-up control register when SIF (slave) is selected
					PUL11	1	On	Off	P11 pull-up control register (ESIF=0)
		R	W						functions as a general-purpose register when SIF is selected
					PUL10	1	On	Off	P10 pull-up control register (ESIF=0)
				1					SIN pull-up control register when SIF is selected
					P13	_ *2	High	Low	P13 I/O port data
	P13	P12	P11	P10					functions as a general-purpose register when SIF (slave) is selected
	1.10	' '-	' ''	' ''	P12	- *2	High	Low	P12 I/O port data (ESIF=0)
FF46H									functions as a general-purpose register when SIF is selected
					P11	_ *2	High	Low	P11 I/O port data (ESIF=0)
		R	W					١.	functions as a general-purpose register when SIF is selected
					P10	_ *2	High	Low	P10 I/O port data (ESIF=0)
				1	10000	_	0		functions as a general-purpose register when SIF is selected
	IOC23	IOC22	IOC21	IOC20	IOC23	0	Output	Input	
FF48H					10C22	0	Output	Input	P20–P23 I/O control register
		R	W		IOC21	0	Output	Input	
		ı	ı		IOC20	0	Output	Input	_
	PUL23	PUL22	PUL21	PUL20	PUL23 PUL22	1	On On	Off Off	
FF49H					PUL21	1	On	Off	P20–P23 pull-up control register
		R	W		PUL20	1	On	Off	
		1			P23	_ *2	High	Low	7
	P23	P22	P21	P20	P22	- *2	High	Low	
FF4AH		l	l		P21	_ *2	High	Low	P20–P23 I/O port data
		R	W		P20	_ *2	High	Low	
					IOC33	0	Output	Input	7
	IOC33	IOC32	IOC31	IOC30	IOC32	0	Output	Input	
FF4CH					IOC31	0	Output	Input	P30–P33 I/O control register
		R	W		IOC30	0	Output	Input	
					PUL33	1	On	Off	7
D	PUL33	PUL32	PUL31	PUL30	PUL32	1	On	Off	P20 P22 11 1 1 1
FF4DH			0.47		PUL31	1	On	Off	P30–P33 pull-up control register
		H/	W		PUL30	1	On	Off	
	P33	Doo	DO4	Dan	P33	_ *2	High	Low	
FF4EH	P33	P32	P31	P30	P32	- *2	High	Low	P30–P33 I/O port data
114611		D	W		P31	_ *2	High	Low	130-133 1/O port data
		Π/	•		P30	_ *2	High	Low	
					IOC43	0	Output	Input	P43 I/O control register (PAD3=0)
	IOC43	IOC42	IOC41	IOC40					functions as a general-purpose register when A/D is enabled
	10040	10042	10041	10040	IOC42	0	Output	Input	P42 I/O control register (PAD2=0)
FF50H									functions as a general-purpose register when A/D is enabled
					IOC41	0	Output	Input	P41 I/O control register (PAD1=0)
		R	W		100:-				functions as a general-purpose register when A/D is enabled
					IOC40	0	Output	Input	P40 I/O control register (PAD0=0)
		ı	I	ı	DUI: 15		,		functions as a general-purpose register when A/D is enabled
	PUL43	PUL42	PUL41	PUL40	PUL43	1	1	0	
FF51H		<u> </u>			PUL42	1	1	0	General-purpose register
		R	W		PUL41	1	1	0	
					PUL40	1	1	0	

Table 4.1.1 (d) I/O memory map (FF52H–FFC1H)

		Rea	ister			1/		,	p (FF32H=FFC111)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					P43	_ *2	High	Low	P43 I/O port data (PAD3=0)
	D40	D40	D44	D40					functions as a general-purpose register when A/D is enabled
	P43	P42	P41	P40	P42	- *2	High	Low	P42 I/O port data (PAD2=0)
FF52H									functions as a general-purpose register when A/D is enabled
110211					P41	_ *2	High	Low	P41 I/O port data (PAD1=0)
		R/	W		D40		118.1	١	functions as a general-purpose register when A/D is enabled
					P40	_ *2	High	Low	P40 I/O port data (PAD0=0)
					LDUTY1	0			functions as a general-purpose register when A/D is enabled  LCD drive duty  [LDUTY1, 0] 0 1 2, 3
	LDUTY1	.DUTY1 LDUTY0 VCCHG LPW		LPWR	LDUTY0	0			LCD drive duty   [LDUTY1, 0] 0 1 2, 3       switch   Duty 1/4 1/3 1/2
FF60H					VCCHG	0			General-purpose register (reserved register)
		R/	W		LPWR	0	On	Off	LCD power On/Off
		AL OFF	41.011	OTOD	0 *3	_ *2			Unused
FF61H	0	ALOFF	ALON	STCD	ALOFF	1	All Off	Normal	LCD all OFF control
FFOIR	R		R/W		ALON	0	All On	Normal	LCD all ON control
	- ''				STCD	0	Static	Dynamic	
	0	ENON	BZFQ	BZON	0 *3	_ *2	0-	O"	Unused
FF64H					ENON BZFQ	0	On 2 kHz	Off 4 kHz	2 Hz intervai On/Off
	R		R/W		BZON	0	On	Off	Buzzer frequency selection Buzzer output On/Off
					0 *3	_ *2	OII	Oii	Unused
	0	ESOUT	SCTRG	ESIF	ESOUT	0	Enable	Disable	SOUT enable/disable control
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)
	R		R/W				Run	Stop	Serial I/F clock status (reading)
	n n/w			ESIF	0	SIF	I/O	Serial I/F enable (P1 port function selection)	
	SDP	SCPS	SCS1	SCS0	SDP	0	MSB first	LSB first	Serial I/F data input/output permutation
FF71H			3031	3030	SCPS	0	7_		Serial I/F clock phase selection $ \frac{[SCS1, 0]}{Clock} \frac{0}{Slave} \frac{1}{PT} $
				SCS1	0			Serial I/F [SCS1, 0] 2 3	
					SCS0 SD3	0 - *2	Lliah	Lew	clock mode selection Clock OSC1/2 OSC1
	SD3	SD2	SD1	SD0	SD3 SD2	- *2 - *2	High High	Low Low	MSB
FF72H					SD1	_ *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)
		R/	W		SD0	- *2	High	Low	LSB
	00-	000	005	05:	SD7	_ *2	High	Low	¬ MSB
EEZOLI	SD7	SD6	SD5	SD4	SD6	_ *2	High	Low	Serial I/E transmit/receive data (high order 4 hits)
FF73H		R/	w		SD5	- *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)
		n/	**		SD4	_ *2	High	Low	LSB
	0	0	TMRST	TMRUN	0 *3	_ *2			Unused
FF78H	<u> </u>				0 *3 TMRST*3	- *2	Doort	امناما	Unused Clock times recet (writing)
	F	3	W	R/W	TMRUN	Reset 0	Reset Run	Invalid Stop	Clock timer reset (writing) Clock timer Run/Stop
					TM3	0	riuli	σιορ	Clock timer Rull/Stop  Clock timer data (16 Hz)
	TM3	TM2	TM1	TM0	TM2	0			Clock timer data (32 Hz)
FF79H		_			TM1	0			Clock timer data (64 Hz)
	<u></u>	F	7		TM0	0			Clock timer data (128 Hz)
	TM7	TM6	TM5	TM4	TM7	0			Clock timer data (1 Hz)
FF7AH	1 1/1/	I IVIO	CIVII	1 1714	TM6	0			Clock timer data (2 Hz)
,		F	3		TM5	0			Clock timer data (4 Hz)
					TM4	0	10 hit 1	0 64 0	Clock timer data (8 Hz)
	MODE16	EVCNT	FCSEL	PLPOL	MODEL16 EVCNT	0	16 bit × 1 Event ct.	8 bit × 2 Timer	8 bit × 2 or 16 bit × 1 timer mode selection Timer 0 counter mode selection
FFC0H					FCSEL	0	With NR		Timer 0 counter mode selection  Timer 0 function selection (for event counter mode)
		R/	W		PLPOL	0	+viul IVI		Timer 0 runction selection (for event counter mode)  Timer 0 pulse polarity selection (for event counter mode)
					CHSEL	0	Timer1	Timer0	TOUT output channel selection
	CHSEL	PTOUT	CKSEL1	CKSEL0	PTOUT	0	On	Off	TOUT output control
FFC1H				CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection	
		R/	W		CKSEL0	0	OSC3	OSC1	Prescaler 0 source clock selection

Table 4.1.1 (e) I/O memory map (FFC2H–FFD3H)

Addraga		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FFC2H	PTPS01	PTPS00	PTRST0	PTRUN0	PTPS01 PTPS00	0			Prescaler 0 division ratio   PTPS01, 00   0   1   2   3   3   2   1/256   2   2   3   2   2   3   2   2   3   2   2
FFUZH	R	W	w	R/W	PTRST0*3 PTRUN0	- *2 0	Reset Run	Invalid Stop	Timer 0 reset (reload) Timer 0 Run/Stop
	PTPS11	PTPS10	PTRST1	PTRUN1	PTPS11 PTPS10	0			Prescaler 1 [PTPS11, 10] 0 1 2 3 Division ratio   Division ratio   1/1   1/4   1/32   1/256
FFC3H					PTRST1*3	_ *2	Reset	Invalid	Timer 1 reset (reload)
	R/	W	W	R/W	PTRUN1	0	Run	Stop	Timer 1 Run/Stop
					RLD03	0			¬ MSB
FFC4H	RLD03	RLD02	RLD01	RLD00	RLD02	0			Programmable timer 0 reload data (low-order 4 bits)
11 0411		R/	w		RLD01	0			
		.,	1	1	RLD00	0			LSB
	RLD07	RLD06	RLD05	RLD04	RLD07 RLD06	0			MSB
FFC5H					RLD05	0			Programmable timer 0 reload data (high-order 4 bits)
		R/	W		RLD04	0			LSB
					RLD13	0			¬ MSB
FFC6H	RLD13	RLD12	RLD11	RLD10	RLD12	0			Programmable timer 1 reload data (low-order 4 bits)
ггсоп		R/	w		RLD11	0			Frogrammable timer i reload data (low-order 4 bits)
			1		RLD10	0			LSB
	RLD17	RLD16	RLD15	RLD14	RLD17 RLD16	0			MSB
FFC7H					RLD16	0			Programmable timer 1 reload data (high-order 4 bits)
		R/	W		RLD14	0			LSB
					PTD03	0			7 MSB
FFC8H	PTD03	PTD02	PTD01	PTD00	PTD02	0			Programmable timer 0 data (low-order 4 bits)
ггСоп		F	3		PTD01	0			
		'			PTD00	0			LSB
	PTD07	PTD06	PTD05	PTD04	PTD07 PTD06	0			MSB
FFC9H					PTD05	0			Programmable timer 0 data (high-order 4 bits)
		F	3		PTD04	0			LSB
	DTD40	DTD40	DTD44	DTD40	PTD13	0			¬ MSB
FFCAH	PTD13	PTD12	PTD11	PTD10	PTD12	0			Programmable timer 1 data (low-order 4 bits)
110/11		F	3		PTD11	0			
			1		PTD10 PTD17	0			LSB
	PTD17	PTD16	PTD15	PTD14	PTD17	0			MSB
FFCBH		I		1	PTD15	0			Programmable timer 1 data (high-order 4 bits)
		F	7		PTD14	0			LSB
	ΔΠΡΙΙΝΙ	ADCLK	CHS1	CHS0	ADRUN	0	Start	Invalid	A/D Run/Off control
FFD0H	אוטרוטא	ADOLK	01101	01100	ADCLK	0	OSC3	OSC1	A/D input clock selection
	W		R/W		CHS1	0			channel CHS1, 0] 0 1 2 3 Input channel P40 P41 P42 P43
					CHS0 PAD3	0	Enable	Disable	P43 input channel enable/disable control
	PAD3	PAD2	PAD1	PAD0	PAD3	0	Enable	Disable	P42 input channel enable/disable control
FFD1H					PAD1	0	Enable	Disable	P41 input channel enable/disable control
		R/	W		PAD0	0	Enable	Disable	P40 input channel enable/disable control
	ADDR3	ADDBo	ADDR1	<b>ADDB</b> 0	ADDR3	_ *2			<u></u>
FFD2H	עטטטא	אטטחצ	וחטחו	אטטחט	ADDR2	- *2			A/D converted data (D0–D3)
		F	3		ADDR1	- *2 *2			i i
			1		ADDR0 ADDR7	_ *2 _ *2			<u>                                     </u>
	ADDR8	ADDR6	ADDR5	ADDR4	ADDR7	- *2 - *2			
FFD3H		I		I	ADDR5	_ *2			A/D converted data (D4–D7)
		F	3		ADDR4	_ *2			

Table 4.1.1 (f) I/O memory map (FFE2H–FFF7H)

	Table 4.1.1 (j) 1/O memory map (FFL2n-FFF/n)								
Address			ister					_	Comment
<u> </u>	D3	D2	D1	D0	Name 0 *3	Init *1 _ *2	1	0	
	0	0	EIPT1	EIPT0	0 *3	- *2 - *2			Unused Unused
FFE2H					EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
	F	3	R/	W	EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
					0 *3	_ *2	Lilable	IVIASK	Unused
	0	0	0	EISIF	0 *3	- *2			Unused
FFE3H					0 *3	_ *2			Unused
		R		R/W	EISIF	0	Enable	Mask	Interrupt mask register (Serial I/F)
					0 *3	- *2			Unused
	0	0	0	EIK0	0 *3	_ *2			Unused
FFE4H		_			0 *3	_ *2			Unused
		R		R/W	EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)
	•	_	FIICO	FIICA	0 *3	_ *2			Unused
FEEEL	0	0	EIK2	EIK1	0 *3	_ *2			Unused
FFE5H	F	,	R/	14/	EIK2	0	Enable	Mask	Interrupt mask register (K20)
	Г	1	H/	vv	EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)
	EIT3	EIT2	EIT1	EIT0	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFE6H	EIIO	EIIZ	EIII	EIIU	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
11. 2011		R/	W		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
		11/	•••		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)
	0	0	0	EIAD	0 *3	- *2			Unused
FFE7H					0 *3	_ *2			Unused
		R		R/W	0 *3	_ *2		l	Unused
					EIAD 0 *3	0 _*2	Enable	Mask	Interrupt mask register (A/D converter)
	0	0	IPT1	IPT0	0 *3	- *2 - *2	(R)	(R)	Unused
FFF2H					IPT1	0	Yes (W)	No (W)	Unused Interrupt factor flag (Programmable timer 1)
	F	3	R/	W	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 1)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	0	ISIF	0 *3	_ *2	Yes	No	Unused
FFF3H					0 *3	_ *2	(W)	(W)	Unused
		R		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)
	_		_		0 *3	- *2	(R)	(R)	Unused
	0	0	0	IK0	0 *3	_ *2	Yes	No	Unused
FFF4H				D.444	0 *3	_ *2	(W)	(W)	Unused
		R		R/W	IK0	0	Reset	Invalid	Interrupt factor flag (K00–K03)
	0	0	IK2	IK1	0 *3	_ *2	(R)	(R)	Unused
FFF5H	U	U	INZ	II. I	0 *3	_ *2	Yes	No	Unused
111311	F	3	D/	w	IK2	0	(W)	(W)	Interrupt factor flag (K20)
	'		R/W		IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)
	IT3	IT2	IT1	IT0	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H				•	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
		R/	W		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
					1T0 0 *3	0 -*2	Reset	Invalid	Interrupt factor flag (Clock timer 16 Hz)
	0	0	0	IAD	0 *3	- *2 - *2	(R) Yes	(R) No	Unused Unused
FFF7H					0 *3	- *2 - *2	Yes (W)	NO   (W)	Unused
		R		R/W	IAD	0	(vv) Reset	(vv) Invalid	Interrupt factor flag (A/D converter)
					טאו	U	110301	iiivaiiu	Interrupt factor flag (A/D converter)

## 4.2 Watchdog Timer

#### 4.2.1 Configuration of watchdog timer

The S1C6P366 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software. The watchdog timer must be reset cyclically by the software while it operates. If the watchdog timer is not reset in at least 3–4 seconds, it generates a non-maskable interrupt (NMI) to the CPU. Figure 4.2.1.1 is the block diagram of the watchdog timer.




Fig. 4.2.1.1 Watchdog timer block diagram

The watchdog timer contains a 10-bit binary counter, and generates the non-maskable interrupt when the last stage of the counter (0.25 Hz) overflows.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine. The watchdog timer operates in the HALT mode. If a HALT status continues for 3–4 seconds, the non-maskable interrupt releases the HALT status.

#### 4.2.2 Interrupt function

20

If the watchdog timer is not reset periodically, the non-maskable interrupt (NMI) is generated to the core CPU. Since this interrupt cannot be masked, it is accepted even in the interrupt disable status (I flag = "0"). However, it is not accepted when the CPU is in the interrupt mask state until SP1 and SP2 are set as a pair, such as after initial reset or during re-setting the stack pointer. The interrupt vector of NMI is assigned to 0100H in the program memory.

#### 4.2.3 I/O memory of watchdog timer

Table 4.2.3.1 shows the I/O address and control bits for the watchdog timer.

Table 4.2.3.1 Control bits of watchdog timer

A ddwaaa	Register								0
Address	D3	D2	D1	D0	Name	Init *1	1	Comment	
	•	•	WDEN	WDDOT	0 *3	- *2			Unused
FE0711	0	0	WDEN	WDRST	0 *3	_ *2			Unused
FF07H			D.111	W	WDEN	1	Enable	Disable	Watchdog timer enable
R		₹	R/W		WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)

<sup>\*1</sup> Initial value at initial reset

#### WDEN: Watchdog timer enable register (FF07H•D1)

Selects whether the watchdog timer is used (enabled) or not (disabled).

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the WDEN register, the watchdog timer starts count operation. When "0" is written, the watchdog timer does not count and does not generate the interrupt (NMI).

At initial reset, this register is set to "1".

#### WDRST: Watchdog timer reset (FF07H•D0)

Resets the watchdog timer.

When "1" is written: Watchdog timer is reset

When "0" is written: No operation Reading: Always "0"

When "1" is written to WDRST, the watchdog timer is reset and restarts immediately after that. When "0" is written, no operation results.

This bit is dedicated for writing, and is always "0" for reading.

#### 4.2.4 Programming notes

- (1) When the watchdog timer is being used, the software must reset it within 3-second cycles.
- (2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### 4.3 Oscillation Circuit

#### 4.3.1 Configuration of oscillation circuit

The S1C6P366 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock to the CPU and peripheral circuits. OSC3 is either a CR or a ceramic oscillation circuit. When processing with the S1C6P366 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3 by the software.

Figure 4.3.1.1 is the block diagram of this oscillation system.




Fig. 4.3.1.1 Oscillation system block diagram

#### 4.3.2 OSC1 oscillation circuit

The OSC1 oscillation circuit generates the main clock for the CPU and the peripheral circuits. The oscillator type is a crystal oscillation circuit and the oscillation frequency is 32.768 kHz (Typ.). Figure 4.3.2.1 is the block diagram of the OSC1 oscillation circuit.




Fig. 4.3.2.1 OSC1 oscillation circuit

As shown in Figure 4.3.2.1, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) of 32.768 kHz (Typ.) between the OSC1 and OSC2 terminals and the trimmer capacitor (CGX) between the OSC1 and Vss terminals.

#### 4.3.3 OSC3 oscillation circuit

The S1C6P366 has built-in the OSC3 oscillation circuit that generates the CPU's sub-clock for high speed operation and the source clock for peripheral circuits needing a high speed clock (programmable timer, FOUT output). The mask option enables selection of either the CR (Typ. 1.8 MHz) or ceramic (Max. 4 MHz ceramic oscillation) oscillation circuit. When CR oscillation is selected, only a resistance is required as an external element. When ceramic oscillation is selected, a ceramic oscillator and two capacitors (gate and drain capacitance) are required.

Figure 4.3.3.1 is the block diagram of the OSC3 oscillation circuit.




Fig. 4.3.3.1 OSC3 oscillation circuit

As shown in Figure 4.3.3.1, the CR oscillation circuit can be configured simply by connecting the resistor RCR between the OSC3 and OSC4 terminals when CR oscillation is selected. See Chapter 9, "Electrical Characteristics" for resistance value of RCR.

When ceramic oscillation is selected, the ceramic oscillation circuit can be configured by connecting the ceramic oscillator (Max. 4 MHz) between the OSC3 and OSC4 terminals, capacitor CGC between the OSC3 and OSC4 terminals, and capacitor CDC between the OSC4 and Vss terminals. For both CGC and CDC, connect capacitors that are about 100 pF. To reduce current consumption of the OSC3 oscillation circuit, oscillation can be stopped by the software (OSCC register).

#### 4.3.4 Operating voltage

The S1C6P366 generates the VD1 voltage internally for the oscillation circuit in order to stabilize oscillation. In the S1C6P366, the VD1 voltage is used only for the oscillation circuit and the voltage level is fixed at  $2.05\pm0.3$  V.

Therefore, setting of the VDC register (FF00H • D0) required in the mask ROM model is invalidated and does not affect the VD1 voltage level.

When using the S1C6P366 as a development tool for the S1C63358/63158, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual"). Furthermore, internal logic circuits (including the OSC3 oscillation circuit) of the S1C6P366 except for the OSC1 oscillation circuit operate with the source voltage supplied between the VDD and Vss terminal.

#### 4.3.5 Switching operating clock

The CPU system clock is switched to OSC1 or OSC3 by the software (CLKCHG register).

When using OSC3 as the CPU system clock, first turn the OSC3 oscillation ON and then switch the clock after waiting 5 msec or more for oscillation stabilization.

When switching from OSC3 to OSC1, turn the OSC3 oscillation circuit OFF after switching the clock.

 $OSC1 \rightarrow OSC3$ 

 $OSC3 \rightarrow OSC1$ 

- 1. Set OSCC to "1" (OSC3 oscillation ON).
- 1. Set CLKCHG to "0" (OSC3  $\rightarrow$  OSC1).

2. Maintain 5 msec or more.

- 2. Set OSCC to "0" (OSC3 oscillation OFF).
- 3. Set CLKCHG to "1" (OSC1  $\rightarrow$  OSC3).

#### 4.3.6 Clock frequency and instruction execution time

Table 4.3.6.1 shows the instruction execution time according to each frequency of the system clock.

Table 4.3.6.1 Clock frequency and instruction execution time

	J 1									
Ola ali fua avvanavi	Instruction execution time (µsec)									
Clock frequency	1-cycle instruction	2-cycle instruction	3-cycle instruction							
OSC1: 32.768 kHz	61	122	183							
OSC3: 4 MHz	0.5	1	1.5							

#### 4.3.7 I/O memory of oscillation circuit

Table 4.3.7.1 shows the I/O address and the control bits for the oscillation circuit.

Table 4.3.7.1 Control bits of oscillation circuit

Address	Register								Comment
	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FF00H	CLKCHG	OSCC	0	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch
					oscc	0	On	Off	OSC3 oscillation On/Off
	R/W		R	R/W	0 *3	- *2			Unused
					VDC	0	(OSC3)	(OSC1)	(Operating voltage switch)

<sup>\*1</sup> Initial value at initial reset

#### VDC: Operating voltage switching register (FF00H•D0)

In the S1C6P366, the value set in this register does not affect the VD1 voltage level. However, note that the register value affects the CLKCHG register that switches the CPU clock.

When using the S1C6P366 as a development tool for the S1C63358/63158, switch the operating voltage using this register according to the control sequence of the model (refer to the "Technical Manual"). At initial reset, this register is set to "0".

#### OSCC: OSC3 oscillation control register (FF00H•D2)

Controls oscillation ON/OFF for the OSC3 oscillation circuit.

When "1" is written: OSC3 oscillation ON When "0" is written: OSC3 oscillation OFF

Reading: Valid

When it is necessary to operate the CPU at high speed, set OSCC to "1". At other times, set it to "0" to reduce current consumption.

At initial reset, this register is set to "0".

#### CLKCHG: CPU system clock switching register (FF00H•D3)

The CPU's operation clock is selected with this register.

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected

Reading: Valid

When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0".

After turning the OSC3 oscillation ON (OSCC = "1"), switching of the clock should be done after waiting 5 msec or more.

When VDC = "0" and/or when OSC3 oscillation is OFF (OSCC = "0"), setting of CLKCHG = "1" becomes invalid and switching to OSC3 is not performed.

At initial reset, this register is set to "0".

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### 4.3.8 Programming notes

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

  Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) In the S1C6P366, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0".
  - When using the S1C6P366 as a development tool for the S1C63358/63158, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

# 4.4 Input Ports (K00-K03, K10-K13 and K20)

# 4.4.1 Configuration of input ports

The S1C6P366 has nine bits of general-purpose input ports. Each of the input port terminals (K00-K03, K10-K13, K20) provides internal pull-up resistor.

Figure 4.4.1.1 shows the configuration of input port (K00-K03, K10-K13).

Figure 4.4.1.2 shows the configuration of input port (K20).




Fig. 4.4.1.1 Configuration of input port (K00–K03, K10–K13)




Fig. 4.4.1.2 Configuration of input port (K20)

### 4.4.2 Interrupt function

All nine bits of the input ports (K00–K03, K10–K13, K20) provide the interrupt function. The conditions for issuing an interrupt can be set by the software. Further, whether to mask the interrupt function can be selected by the software. The input interrupts are divided into three systems: K0 (K00–K03), K1 (K10–K13) and K20 systems.

Figure 4.4.2.1 shows the configuration of K00-K03 (K10-K13) interrupt circuit.

Figure 4.4.2.2 shows the configuration of K20 interrupt circuit.




Fig. 4.4.2.1 Input interrupt circuit configuration (K00–K03, K10–K13)




Fig. 4.4.2.2 Input interrupt circuit configuration (K20)

The interrupt selection register (SIK) and input comparison register (KCP) are individually set for the input ports K00–K03, K10–K13 and K20, and can specify the terminals for generating interrupt and interrupt timing.

The interrupt selection registers (SIK00–SIK03, SIK10–SIK13, SIK20) select what input of K00–K03, K10–K13 and K20 to use for the interrupt. Writing "1" into an interrupt selection register incorporates that input port into the interrupt generation conditions. The changing the input port where the interrupt selection register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can select that the interrupt be generated at the rising edge of the input or that it be generated at the falling edge according to the set value of the input comparison registers (KCP00–KCP03, KCP10–KCP13, KCP20).

By setting these two conditions, the interrupt for K00–K03, K10–K13 or K20 is generated when input ports in which an interrupt has been enabled by the input selection registers and the contents of the input comparison registers have been changed from matching to no matching.

The interrupt mask registers (EIK0, EIK1, EIK2) enable the interrupt mask to be selected for K00–K03, K10–K13 and K20.

When the interrupt is generated, the interrupt factor flag (IK0, IK1, IK2) is set to "1".

Figure 4.4.2.3 shows an example of an interrupt for K00-K03.




Fig. 4.4.2.3 Example of interrupt of K00-K03

K00 interrupt is disabled by the interrupt selection register (SIK00), so that an interrupt does not occur at (2). At (3), K03 changes to "0"; the data of the terminals that are interrupt enabled no longer match the data of the input comparison registers, so that interrupt occurs. As already explained, the condition for the interrupt to occur is the change in the port data and contents of the input comparison registers from matching to no matching. Hence, in (4), when the no matching status changes to another no matching status, an interrupt does not occur. Further, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.

### 4.4.3 Mask option

In the S1C6P366, the input port specification is fixed at "Input with pull-up resistor".

# 4.4.4 I/O memory of input ports

Table 4.4.4.1 shows the  ${\rm I/O}$  addresses and the control bits for the input ports.

Table 4.4.4.1 Control bits of input ports

									٠,	j inpui poris
Address	- P.O		ister	- D0	NI-	1-9 -1				Comment
	D3	D2	D1	D0	Name SIK03	Init *1	1 Enable	0 Disable	_	
	SIK03	SIK02	SIK01	SIK00	SIK03	0	Enable	Disable		
FF20H					SIK01	0	Enable	Disable		K00-K03 interrupt selection register
		R	W		SIK00	0	Enable	Disable		
					K03	_ *2	High	Low	f	
	K03	K02	K01	K00	K02	_ *2	High	Low		
FF21H			l		K01	- *2	High	Low		K00–K03 input port data
		F	3		K00	_ *2	High	Low		
					KCP03	1	Į.		٦	
FFOOLI	KCP03	KCP02	KCP01	KCP00	KCP02	1	\ \_	l f		K00 K03
FF22H					KCP01	1	¬			K00-K03 input comparison register
		H/	W		KCP00	1	<b>_</b>	ſſ		
	011/40	011/40	011/44	011/40	SIK13	0	Enable	Disable	٦	
FF24H	SIK13	SIK12	SIK11	SIK10	SIK12	0	Enable	Disable		K10–K13 interrupt selection register
FFZ4FI		- П	0.07		SIK11	0	Enable	Disable		K10-K13 interrupt selection register
		H/	W		SIK10	0	Enable	Disable		
	K13	K12	K11	K10	K13	_ *2	High	Low	٦	
FF25H	KIS	KIZ	KII	KIU	K12	_ *2	High	Low		K10-K13 input port data
112011			3		K11	- *2	High	Low		1110 1110 input port uniu
					K10	_ *2	High	Low	┙	
	KCP13	KCP12	KCP11	KCP10	KCP13	1	]	1		
FF26H	1101 10		1101 11	1101 10	KCP12	1	]			K10-K13 input comparison register
		R/	w		KCP11	1	_ᡛ			
					KCP10	1	<u> </u>			
	0	0	0	SIK20	0 *3 0 *3	- *2 - *2				nused
FF28H					0 *3	_ *2				nused nused
		R		R/W	SIK20	0	Enable	Disable		20 interrupt selection register
					0 *3	_ *2	Litable	Disable		nused
	0	0	0	K20	0 *3	_ *2				nused
FF29H					0 *3	- *2				nused
		F	3		K20	_ *2	High	Low	K	20 input port data
	_	_	_		0 *3	_ *2			U	nused
FFOALL	0	0	0	KCP20	0 *3	- *2			U	nused
FF2AH			•	D.44	0 *3	_ *2			U	nused
		R		R/W	KCP20	1			K	20 input comparison register
	0	0	0	SENON	0 *3	- *2			U	nused
FF2BH	0	U	U	SENON	0 *3	_ *2			U	nused
112011		R		R/W	0 *3	_ *2				nused
		11	ı	11/44	SENON	1	On	Off	_	ey sense On/Off control
	0	0	0	EIK0	0 *3	_ *2				nused
FFE4H				Liito	0 *3	_ *2				nused
		R		R/W	0 *3	- *2		l		nused
		•			EIK0	0	Enable	Mask	-	nterrupt mask register (K00–K03)
	0	0	EIK2	EIK1	0 *3	_ *2 *2				nused
FFE5H	-				0 *3	- *2 0	Enchis	Mosk		nused
	F	3	R	W	EIK2 EIK1	0	Enable Enable	Mask Mask		nterrupt mask register (K20)
					0 *3	_ *2	(R)	(R)	-	nterrupt mask register (K10–K13)
	0	0	0	IK0	0 *3	- *2 - *2	Yes	(n) No		nused
FFF4H					0 *3	- *2 - *2	Yes (W)			nused
		R		R/W	IK0	0	(vv) Reset	(vv) Invalid		nused aterrupt factor flag (K00–K03)
					0 *3	_ *2	(R)	(R)		nused (K00–K03)
	0	0	IK2	IK1	0 *3	_ *2	Yes	No		nused
FFF5H					IK2	0	(W)	(W)		nuscu aterrupt factor flag (K20)
	F	3	R	W	IK1	0	Reset	Invalid		nterrupt factor flag (K20)
					IIXI	U	116961	IIIvaliu	11	norrupt ractor mag (K10-K13)

<sup>\*1</sup> Initial value at initial reset

30

**EPSON** 

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

K00–K03: K0 port input port data (FF21H) K10–K13: K1 port input port data (FF25H) K20: K20 port input port data (FF29H•D0)

Input data of the input port terminals can be read with these registers.

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The reading is "1" when the terminal voltage of the nine bits of the input ports (K00–K03, K10–K13, K20) goes high (VDD), and "0" when the voltage goes low (VSS).

These bits are dedicated for reading, so writing cannot be done.

SIK00-SIK03: K0 port interrupt selection register (FF20H)
SIK10-SIK13: K1 port interrupt selection register (FF24H)
SIK20: K20 port interrupt selection register (FF28H•D0)

Selects the ports to be used for the K00-K03, K10-K13 and K20 input interrupts.

When "1" is written: Enable When "0" is written: Disable Reading: Valid

Enables the interrupt for the input ports (K00-K03, K10-K13, K20) for which "1" has been written into the interrupt selection registers (SIK00-SIK03, SIK10-SIK13, SIK20). The input port set for "0" does not affect the interrupt generation condition.

At initial reset, these registers are set to "0".

KCP00-KCP03: K0 port input comparison register (FF22H)
KCP10-KCP13: K1 port input comparison register (FF26H)
KCP20: K20 port input comparison register (FF2AH•D0)

Interrupt conditions for terminals K00-K03, K10-K13 and K20 can be set with these registers.

When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid

The interrupt conditions can be set for the rising or falling edge of input for each of the nine bits (K00–K03, K10–K13, K20), through the input comparison registers (KCP00–KCP03, KCP10–KCP13, KCP20). For KCP00–KCP03, a comparison is done only with the ports that are enabled by the interrupt among K00–K03 by means of the SIK00–SIK03 registers. For KCP10–KCP13, a comparison is done only with the ports that are enabled by the interrupt among K10–K13 by means of the SIK10–SIK13 registers. For KCP20, a comparison is done only when the K20 port has been enabled by means of the SIK20 register. At initial reset, these registers are set to "1".

EIK0: K0 input interrupt mask register (FFE4H•D0) EIK1: K1 input interrupt mask register (FFE5H•D0) EIK2: K20 input interrupt mask register (FFE5H•D1)

Masking the interrupt of the input port can be selected with these registers.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

With these registers, masking of the input port interrupt can be selected for each of the three systems (K00–K03, K10–K13, K20).

At initial reset, these registers are set to "0".

#### CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports)

IK0: K0 input interrupt factor flag (FFF4H•D0)
IK1: K1 input interrupt factor flag (FFF5H•D0)
IK2: K20 input interrupt factor flag (FFF5H•D1)
These flags indicate the occurrence of input interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IK0, IK1 and IK2 are associated with K00–K03, K10–K13 and K20, respectively. From the status of these flags, the software can decide whether an input interrupt has occurred. The interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting. However, the interrupt does not occur to the CPU when the interrupt is masked.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

#### SENON: K20 port key sense ON/OFF control (FF2BH•D0)

Controls the key sense function.

When "1" is written: On When "0" is written: Off Reading: Valid

When using K20 as a general purpose input port, fix this register at "1" (On).

When K20 is used for the key sense function, set SENON on during the key sense stage. If any key is pressed (see Figure 4.4.4.1), the K20 port generates an interrupt to the CPU. Then set SENON to off (K20 port key sense OFF), turn the outside N-P-N transistor on using an output port and start the A/D converter. The A/D converter converts the input voltage that varies according to the pressed key into a digital value. The software can discriminates which key was pressed from the conversion result. After that, turn SENON off to reduce current consumption.




Fig. 4.4.4.1 Key position sensing circuit

This chart is an example of the circuit that discriminates the pressed key with only two wires connected between the MCU chip and the key set. It is useful to reduce the connection wires when the key set location is far from the MCU chip.

Operation: The keys are connected to the ground via a resistor that is different from other keys. So each key will generate a different voltage for inputting to the A/D converter.

Pressing a key generates an interrupt to the MCU. The interrupt turns the transistor on using the output port and starts A/D conversion. The MCU can discriminate the pressed key using the digital value converted by the A/D converter.

## 4.4.5 Programming notes

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10\times C\times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k $\Omega$ 

- (2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

# 4.5 Output Ports (R00–R03, R10–R13 and R20–R23)

## 4.5.1 Configuration of output ports

The S1C6P366 has 12 bits of general output ports.

Output specifications of the output ports are fixed at complementary output.

Figure 4.5.1.1 shows the configuration of the output port.




Fig. 4.5.1.1 Configuration of output port

The R02 and R03 output terminals are shared with special output terminals (TOUT, FOUT), and this function is selected by the software.

At initial reset, these are all set to the general purpose output port.

Table 4.5.1.1 shows the setting of the output terminals by function selection.

100te 4.5.	Tuble 4.5.1.1 Tunction setting of output terminals									
Terminal	Terminal status	Special output								
name	at initial reset	TOUT	FOUT							
R00	R00 (High output)	R00	R00							
R01	R01 (High output)	R01	R01							
R02	R02 (High output)	TOUT								
R03	R03 (High output)		FOUT							
R10-R13	R10–R13 (High output)	R10-R13	R10-R13							
R20-R23	R20–R23 (High output)	R20-R23	R20-R23							

Table 4.5.1.1 Function setting of output terminals

When using the output port (R02, R03) as the special output port, the data register must be fixed at "1" and the high impedance control register must be fixed at "0" (data output).

#### 4.5.2 Mask option

In the S1C6P366, output specifications of all the output ports are fixed at complementary output.

#### 4.5.3 High impedance control

The terminal output status of the output ports can be set to a high impedance status. This control is done using the high impedance control registers.

The high impedance control registers are provided to correspond with the output ports as shown below.

High impedance control register	Corresponding output port
R00HIZ	R00 (1-bit)
R01HIZ	R01 (1-bit)
R02HIZ	R02 (1-bit)
R03HIZ	R03 (1-bit)
R1HIZ	R10-R13 (4-bit)
R2HIZ	R20-R23 (4-bit)

When "1" is written to the high impedance control register, the corresponding output port terminal goes into high impedance status. When "0" is written, the port outputs a signal according to the data register.

### 4.5.4 Special output

In addition to the regular DC output, special output can be selected for the output ports R02 and R03 as shown in Table 4.5.4.1 with the software.

Figure 4.5.4.1 shows the configuration of the R02 and R03 output ports.

Table 4.5.4.1 Special output

Terminal	Special output	Output control register
R03	FOUT	FOUTE
R02 TOUT		PTOUT




Fig. 4.5.4.1 Configuration of R02 and R03 output ports

At initial reset, the output port data register is set to "1" and the high impedance control register is set to "0". Consequently, the output terminal goes high (VDD).

When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output). The respective signal should be turned ON and OFF using the special output control register.

Note: • Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.

• Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).

#### • TOUT (R02)

The R02 terminal can output a TOUT signal.

The TOUT signal is the clock that is output from the programmable timer, and can be used to provide a clock signal to an external device.

To output the TOUT signal, fix the R02 register at "1" and the R02HIZ register at "0", and turn the signal ON and OFF using the PTOUT register. It is, however, necessary to control the programmable timer.

Refer to Section 4.9, "Programmable Timer" for details of the programmable timer.

Note: A hazard may occur when the TOUT signal is turned ON and OFF.

Figure 4.5.4.2 shows the output waveform of the TOUT signal.




Fig. 4.5.4.2 Output waveform of TOUT signal

#### • FOUT (R03)

The R03 terminal can output a FOUT signal.

The FOUT signal is a clock (fosc1 or fosc3) that is output from the oscillation circuit or a clock that the fosc1 clock has divided in the internal circuit, and can be used to provide a clock signal to an external device.

To output the FOUT signal, fix the R03 register at "1" and the R03HIZ register at "0", and turn the signal ON and OFF using the FOUTE register.

The frequency of the output clock may be selected from among 4 types shown in Table 4.5.4.2 by setting the FOFQ0 and FOFQ1 registers.

Table 4.5.4.2 FOUT clock frequency

FOFQ1	FOFQ0	Clock frequency
1	1	fosc3
1	0	fosc1
0	1	fosc1 × 1/8
0	0	fosc1 × 1/64

fosc1: Clock that is output from the OSC1 oscillation circuit fosc3: Clock that is output from the OSC3 oscillation circuit

When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

Note: A hazard may occur when the FOUT signal is turned ON and OFF.

Figure 4.5.4.3 shows the output waveform of the FOUT signal.




Fig. 4.5.4.3 Output waveform of FOUT signal

### 4.5.5 I/O memory of output ports

Table 4.5.5.1 shows the I/O addresses and control bits for the output ports.

Table 4.5.5.1 Control bits of output ports

A -l -l		Reg	ister						O
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	FOUTE		50504	50500	FOUTE	0	Enable	Disable	FOUT output enable
FF06H	FOUTE	0	FOFQ1	FOFQ0	0 *3	_ *2			Unused
FFU6H	R/W	R	_	w	FOFQ1	0			FOUT Frequency FOFQ1, 0] 0 1 2 3
	H/VV	К	H/	VV	FOFQ0	0			selection Frequency fosci/64 fosci/8 fosci fosc3
					R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)
	R03HIZ	R02HIZ	R01HIZ	R00HIZ					FOUT output high impedance control (FOUTE=1)
FF30H					R02HIZ	0	High-Z	Output	R02 output high impedance control (PTOUT=0)
113011									TOUT output high impedance control (PTOUT=1)
		R/	W		R01HIZ	0	High-Z	Output	R01 output high impedance control
					R00HIZ	0	High-Z	Output	R00 output high impedance control
	R03	R02	R01	R00	R03	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used
FF31H	1100	1102	1101	1100	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used
110111		R	W		R01	1	High	Low	R01 output port data
		11/	**		R00	1	High	Low	R00 output port data
	0	0	0	R1HIZ	0 *3	- *2			Unused
FF32H					0 *3	_ *2			Unused
110211		R		R/W	0 *3	_ *2			Unused
		- ''		10,44	R1HIZ	0	High-Z	Output	R1 output high impedance control
	R13	R12	R11	R10	R13	1	High	Low	
FF33H					R12	1	High	Low	R10–R13 output port data
		R/	w		R11	1	High	Low	
			I		R10	1 - *2	High	Low	
	0	0	0	R2HIZ	0 *3 0 *3	- *2 - *2			Unused
FF34H						- *2 - *2			Unused
		R		R/W	0 *3		11: 7	0	Unused
					R2HIZ R23	1	High-Z High	Output Low	R2 output high impedance control
	R23	R22	R21	R20	R23	1		Low	
FF35H					R21	1	High		R20–R23 output port data
		R/	W		R20	1	High High	Low Low	
					CHSEL	0	Timer1	Timer0	TOUT output shound calcution
	CHSEL	PTOUT	CKSEL1	CKSEL0	PTOUT	0	On	Off	TOUT output channel selection TOUT output control
FFC1H				l	CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection
		R/	W		CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection
					UNGELU	U	0303	0301	FIESCAICI O SOUICE CIOCK SCIECTIOII

<sup>\*1</sup> Initial value at initial reset

R00HIZ-R03HIZ: R0 port high impedance control register (FF30H)
R1HIZ: R1 port high impedance control register (FF32H•D0)
R2HIZ: R2 port high impedance control register (FF34H•D0)

Controls high impedance output of the output port.

When "1" is written: High impedance When "0" is written: Data output Reading: Valid

By writing "0" to the high impedance control register, the corresponding output terminal outputs according to the data register. When "1" is written, it shifts into high impedance status.

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02HIZ register and the R03HIZ register at "0" (data output).

At initial reset, these registers are set to "0".

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### **CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports)**

R00–R03: R0 output port data register (FF31H) R10–R13: R1 output port data register (FF33H) R20–R23: R2 output port data register (FF35H)

Set the output data for the output ports.

When "1" is written: High level output When "0" is written: Low level output

Reading: Valid

The output port terminals output the data written in the corresponding data registers without changing it. When "1" is written to the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (VSS).

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02 register and the R03 register at "1".

At initial reset, these registers are all set to "1".

#### FOUTE: FOUT output control register (FF06H•D3)

Controls the FOUT output.

When "1" is written: FOUT output ON When "0" is written: FOUT output OFF

Reading: Valid

By writing "1" to the FOUTE register when the R03 register has been set to "1" and the R03HIZ register has been set to "0", an FOUT signal is output from the R03 terminal. When "0" is written, the R03 terminal goes high (VDD).

When using the R03 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

#### FOFQ0, FOFQ1: FOUT frequency selection register (FF06H•D0, D1)

Selects a frequency of the FOUT signal.

Table 4.5.5.2 FOUT clock frequency

FOFQ1	FOFQ0	Clock frequency
1	1	fosc3
1	0	fosc1
0	1	fosc1 × 1/8
0	0	fosc1 × 1/64

At initial reset, this register is set to "0".

#### PTOUT: TOUT output control register (FFC1H•D2)

Controls the TOUT output.

When "1" is written: TOUT output ON When "0" is written: TOUT output OFF

Reading: Valid

By writing "1" to the PTOUT register when the R02 register has been set to "1" and the R02HIZ register has been set to "0", the TOUT signal is output from the R02 terminal. When "0" is written, the R02 terminal goes high (VDD).

S1C6P366 TECHNICAL MANUAL

When using the R02 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

### 4.5.6 Programming notes

- (1) When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output).

  Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.


  Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

## 4.6 I/O Ports (P00-P03, P10-P13, P20-P23, P30-P33 and P40-P43)

## 4.6.1 Configuration of I/O ports

The S1C6P366 has 20 bits general-purpose I/O ports. Figure 4.6.1.1 shows the configuration of the I/O port. The output specification during output mode is fixed at complementary output and the P10–P13, P20–P23 and P30–P33 ports have built-in pull-up resistors.



\* P40-P43 ports do not have a pull-up resistor

Fig. 4.6.1.1 Configuration of I/O port

The P10–P13 I/O port terminals are shared with the serial interface input/output terminals and this function is selected by the software. The P40–P43 I/O port terminals are shared with the A/D converter input terminals and this function is also selected by the software.

At initial reset, these are all set to the I/O port.

Table 4.6.1.1 shows the setting of the input/output terminals by function selection.

Terminal	Terminal status	Seria	al I/F	A/D
name	at initial reset	Master	Slave	converter
P00-P03	P00–P03 (Input & pull-up)	P00-P03	P00-P03	P00-P03
P10	P10 (Input & pull-up)	SIN(I)	SIN(I)	
P11	P11 (Input & pull-up)	SOUT(O)	SOUT(O)	
P12	P12 (Input & pull-up)	SCLK(O)	SCLK(I)	
P13	P13 (Input & pull-up)	P13	SRDY(O)	
P20-P23	P20–P23 (Input & pull-up)	P20-P23	P20-P23	P20-P23
P30-P33	P30–P33 (Input & pull-up)	P30-P33	P30-P33	P30-P33
P40	P40 (Input & high impedance)			AD0(I)
P41	P41 (Input & high impedance)			AD1(I)
P42	P42 (Input & high impedance)			AD2(I)
P43	P43 (Input & high impedance)			AD3(I)

Table 4.6.1.1 Function setting of input/output terminals

When these ports are used as I/O ports, the ports can be set to either input mode or output mode (in 1-bit unit). Modes can be set by writing data to the I/O control registers.

Refer to Section 4.10, "Serial Interface", for control of the serial interface.

Refer to Section 4.11, "A/D Converter", for control of the A/D converter.

#### 4.6.2 Mask option

In the S1C6P366, the output specification of all the I/O ports is fixed at "complementary output", and the pull-up option for the P10-P13, P20-P23 and P30-P33 ports is fixed at "with pull-up resistor".

### 4.6.3 I/O control registers and input/output mode

Input or output mode can be set for the I/O ports by writing data into the corresponding I/O control registers IOCxx.

To set the input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, when the pull-up explained in the following section has been set by software, the input line is pulled up only during this input mode (except for P40–P43).

To set the output mode, write "1" is to the I/O control register. When an I/O port is set to output mode, it works as an output port, it outputs a high level (VDD) when the port output data is "1", and a low level (VSS) when the port output data is "0".

If perform the read out in each mode; when output mode, the register value is read out, and when input mode, the port value is read out.

At initial reset, the I/O control registers are set to "0", and the I/O ports enter the input mode.

The I/O control registers of the ports that are set as input/output for the serial interface and A/D converter can be used as general purpose registers that do not affect the I/O control. (See Table 4.6.1.1.)

### 4.6.4 Pull-up during input mode

A pull-up resistor that operates during the input mode is built into the I/O ports P10–P13, P20–P23 and P30–P33 of the S1C6P366.

The pull-up resistor becomes effective by writing "1" to the pull-up control register PULxx that corresponds to each port, and the input line is pulled up during the input mode. When "0" has been written, no pull-up is done.

At initial reset, the pull-up control registers are set to "1".

The pull-up control registers of the ports, that are set as input/output for the serial interface, can be used as general purpose registers that do not affect the pull-up control. (See Table 4.6.1.1.)

The pull-up control registers of the port, that are set as input for the serial interface, function the same as the I/O port.

# 4.6.5 I/O memory of I/O ports

Tables 4.6.5.1(a) and (b) show the I/O addresses and the control bits for the I/O ports.

Table 4.6.5.1(a) Control bits of I/O ports (1)

		Reg	ister						•	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	IOCos	IOC02	IOC01	IOC00	IOC03	0	Output	Input	7	
FF40H	IOC03	10002	10001	10000	IOC02	0	Output	Input	P00–P03 I/O control register	
114011		R	W		IOC01	0	Output	Input	100 105 PO control register	
		11/	**		IOC00	0	Output	Input		
	PUL03	PUL02	PUL01	PUL00	PUL03	1	On	Off		
FF41H	1 0200	1 OLOL	1 0201	1 0200	PUL02	1	On	Off	P00–P03 pull-up control register	
		R	w		PUL01	1	On	Off		
			I		PUL00	1 _*2	On	Off		
	P03	P02	P01	P00	P03 P02	- *2 - *2	High High	Low Low		
FF42H					P01	_ *2	High	Low	P00–P03 I/O port data	
		R	W		P00	_ *2	High	Low		
					IOC13	0	Output	Input	P13 I/O control register	
					10010	Ů	Cuipui	iiiput	functions as a general-purpose register when SIF (slave) is selected	
	IOC13	IOC12	IOC11	IOC10	IOC12	0	Output	Input	P12 I/O control register (ESIF=0)	
							Capai	put	functions as a general-purpose register when SIF is selected	
FF44H			l .		IOC11	0	Output	Input	P11 I/O control register (ESIF=0)	
								·	functions as a general-purpose register when SIF is selected	
		R/	W		IOC10	0	Output	Input	P10 I/O control register (ESIF=0)	
							-		functions as a general-purpose register when SIF is selected	
					PUL13	1	On	Off	P13 pull-up control register	
									functions as a general-purpose register when SIF (slave) is selected	
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)	
									functions as a general-purpose register when SIF (master) is selected	
FF45H					l				SCLK (I) pull-up control register when SIF (slave) is selected	
					PUL11	1	On	Off	P11 pull-up control register (ESIF=0)	
		R/	w						functions as a general-purpose register when SIF is selected	
					PUL10	1	On	Off	P10 pull-up control register (ESIF=0)	
									SIN pull-up control register when SIF is selected	
					P13	_ *2	High	Low	P13 I/O port data	
	P13	P12	P11	P10	D40	0	I II alla		functions as a general-purpose register when SIF (slave) is selected	
					P12	_ *2	High	Low	P12 I/O port data (ESIF=0)	
FF46H					P11	- *2	High	Low	functions as a general-purpose register when SIF is selected	
					- 11	- ~2	піgп	LOW	P11 I/O port data (ESIF=0)	
		R	W		P10	_ *2	High	Low	functions as a general-purpose register when SIF is selected P10 I/O port data (ESIF=0)	
					10		riigii	LOW	functions as a general-purpose register when SIF is selected	
					IOC23	0	Output	Input		
	IOC23	IOC22	IOC21	IOC20	IOC22	0	Output	Input		
FF48H			l		IOC21	0	Output	Input	P20–P23 I/O control register	
		R	W		IOC20	0	Output	Input		
	B11/	B111	D	B	PUL23	1	On	Off	7	
FE 4017	PUL23	PUL22	PUL21	PUL20	PUL22	1	On	Off	P20 P22 well are control assist	
FF49H			0.47		PUL21	1	On	Off	P20–P23 pull-up control register	
		R/	W		PUL20	1	On	Off		
	P23	P22	P21	P20	P23	_ *2	High	Low		
FF4AH	гΖЗ	ГСС	FZI	F20	P22	_ *2	High	Low	P20-P23 I/O port data	
11 +/\					P21	- *2	High	Low	120 120 no port dad	
					P20	_ *2	High	Low		
	IOC33	IOC32	IOC31	IOC30	IOC33	0	Output	Input		
FF4CH	10000	10002	10001	10000	IOC32	0	Output	Input	P30–P33 I/O control register	
		R	W		IOC31	0	Output	Input		
			-		IOC30	0	Output	Input		

<sup>\*1</sup> Initial value at initial reset

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

Table 4.6.5.1(b) Control bits of I/O ports (2)

		Rea	ister			<u> </u>	-		• • •	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
					PUL33	1	On	Off		
==	PUL33	PUL32	PUL31	PUL30	PUL32	1	On	Off	P20 P22 II	
FF4DH					PUL31	1	On	Off	P30–P33 pull-up control register	
		R/	W		PUL30	1	On	Off		
	P33	P32	P31	P30	P33	_ *2	High	Low		
FF4EH	P33	P32	P31	P30	P32	- *2	High	Low	P30–P33 I/O port data	
FF4ER		R/	24/		P31	_ *2	High	Low	F30-F33 I/O port data	
		H/	VV		P30	_ *2	High	Low		
					IOC43	0	Output	Input	P43 I/O control register (PAD3=0)	
	IOC43	IOC42	IOC41	IOC40					functions as a general-purpose register when A/D is enabled	
	10043	10042	10041	10040	IOC42	0	Output	Input	P42 I/O control register (PAD2=0)	
FF50H									functions as a general-purpose register when A/D is enabled	
113011					IOC41	0	Output	Input	P41 I/O control register (PAD1=0)	
		R/	۸۸/						functions as a general-purpose register when A/D is enabled	
		ΠV	vv		IOC40	0	Output	Input	P40 I/O control register (PAD0=0)	
									functions as a general-purpose register when A/D is enabled	
					P43	_ *2	High	Low	P43 I/O port data (PAD3=0)	
	P43	P42	P41	P40					functions as a general-purpose register when A/D is enabled	
	140	172	1 41	140	P42	_ *2	High	Low	P42 I/O port data (PAD2=0)	
FF52H									functions as a general-purpose register when A/D is enabled	
110211					P41	- *2	High	Low	P41 I/O port data (PAD1=0)	
		R/	w						functions as a general-purpose register when A/D is enabled	
			••		P40	_ *2	High	Low	P40 I/O port data (PAD0=0)	
									functions as a general-purpose register when A/D is enabled	
	_	FCOLIT	SCTRG	ESIF	0 *3	_ *2	l	<u> </u>	Unused	
	0	ESOUT	SCIRG	ESIF	ESOUT	0	Enable	Disable	SOUT enable/disable control	
FF70H				<b>-</b>	SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)	
	R		R/W			_	Run	Stop	Serial I/F clock status (reading)	
					ESIF	0	SIF	1/0	Serial I/F enable (P1 port function selection)	
	PAD3	PAD2	PAD1	PAD0	PAD3	0	Enable	Disable	P43 input channel enable/disable control	
FFD1H					PAD2	0	Enable	Disable	P42 input channel enable/disable control	
		R/	w		PAD1	0	Enable	Disable	P41 input channel enable/disable control	
	l				PAD0	0	Enable	Disable	P40 input channel enable/disable control	

<sup>\*1</sup> Initial value at initial reset

#### ESIF: Serial interface enable register (FF70H•D0)

Selects function for P10-P13.

When "1" is written: Serial interface input/output port

When "0" is written: I/O port Reading: Valid

When using the serial interface, write "1" to this register and when P10–P13 are used as the I/O port, write "0". The configuration of the terminals within P10–P13 that are used for the serial interface is decided by the mode selected with the SCS1 and SCS0 registers (see Section 4.10).

In the slave mode, all the P10–P13 ports are set to the serial interface input/output port. In the master mode, P10–P12 are set to the serial interface input/output port and P13 can be used as the I/O port. At initial reset, this register is set to "0".

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports)

#### PAD0-PAD3: A/D input channel enable/disable control register (FFD1H)

Selects function for P40-P43.

When "1" is written: A/D converter input

When "0" is written: I/O port Reading: Valid

When using the A/D converter, write "1" to the register. PAD0–PAD3 correspond to P40–P43, respectively. When using a port from P40 to P43 as an I/O port, write "0" to the corresponding PAD register. At initial reset, this register is set to "0".

P00-P03: P0 I/O port data register (FF42H) P10-P13: P1 I/O port data register (FF46H) P20-P23: P2 I/O port data register (FF4AH) P30-P33: P3 I/O port data register (FF4EH) P40-P43: P4 I/O port data register (FF52H)

I/O port data can be read and output data can be set through these registers.

#### • When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (VSS).

Port data can be written also in the input mode.

#### • When reading data

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (Vss) the data is "0".

When the PUL register is set to "1", the built-in pull-up resister goes ON during input mode, so that the I/O port terminal is pulled up (except for P40–P43).

The data registers of the ports that are set as input/output for the serial interface or A/D converter can be used as general purpose registers that do not affect the input/output.

Note: When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k $\Omega$ 

```
IOC00-IOC03: P0 port I/O control register (FF40H) IOC10-IOC13: P1 port I/O control register (FF44H) IOC20-IOC23: P2 port I/O control register (FF48H) IOC30-IOC33: P3 port I/O control register (FF4CH) IOC40-IOC43: P4 port I/O control register (FF50H)
```

The input and output modes of the I/O ports are set with these registers.

```
When "1" is written: Output mode
When "0" is written: Input mode
Reading: Valid
```

The input and output modes of the I/O ports are set in 1-bit unit.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these registers are all set to "0", so the I/O ports are in the input mode.

The I/O control registers of the ports that are set as input/output for the serial interface or A/D converter can be used as general purpose registers that do not affect the input/output.

```
PUL00-PUL03: P0 port pull-up control register (FF41H)
PUL10-PUL13: P1 port pull-up control register (FF45H)
PUL20-PUL23: P2 port pull-up control register (FF49H)
PUL30-PUL33: P3 port pull-up control register (FF4DH)
The pull-up during the input mode are set with these registers.
```

```
When "1" is written: Pull-up ON
When "0" is written: Pull-up OFF
Reading: Valid
```

The built-in pull-up resistor which is turned ON during input mode is set to enable in 1-bit units. (The pull-up resistor is available for the P10-P13, P20-P23, P30-P33 ports.)

By writing "1" to the pull-up control register, the corresponding I/O ports are pulled up (during input mode), while writing "0" turns the pull-up function OFF.

At initial reset, these registers are all set to "1", so the pull-up function is set to ON.

The registers of the ports that are set as input/output for the serial interface or A/D converter can be used as general purpose registers that do not affect the pull-up control.

The pull-up control registers of the port that are set as input for the serial interface function the same as the I/O port.

## 4.6.6 Programming note

When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$ 

```
C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 300 k\Omega
```

45

# 4.7 LCD Driver (COM0-COM3, SEG0-SEG31)

## 4.7.1 Configuration of LCD driver

The S1C6P366 has 4 common terminals (COM0–COM3) and 32 segment terminals (SEG0–SEG31), so that it can drive an LCD with a maximum of  $128 (32 \times 4)$  segments.

The driving method is 1/4 duty, 1/3 duty or 1/2 duty dynamic drive with four voltages (1/3 bias), Vss, Vc1, Vc2 and Vc3. It is also possible to set static drive. The drive duty and static drive can be selected by software.

## 4.7.2 Power supply for LCD driving

VC1-VC3 are the LCD drive voltages generated by the LCD system voltage circuit.

The LCD system voltage circuit generates Vc2 with the voltage regulator incorporated in itself, and generates two other voltages by boosting or reducing the voltage Vc2.

The LCD system voltage circuit that generates VC1–VC3 is turned ON and OFF by the LCD power control register LPWR.

By setting LPWR to "1", the LCD system voltage circuit generates  $V_{C1}$ - $V_{C3}$ . When LPWR is set to "0",  $V_{C1}$ - $V_{C3}$  becomes Vss level. In this case, all outputs from the COM terminals and SEG terminals go to Vss level.

To display the LCD, the LCD drive power must be ON by previously setting LPWR to "1".

Furthermore, SEG output ports that are set for DC output operate same as the output (R) port regardless of the power ON/OFF control.

## 4.7.3 Control of LCD display and drive waveform

#### (1) Display ON/OFF control

The S1C6P366 incorporates the ALON and ALOFF registers to blink display. When "1" is written to ALON, all the segments go ON, and when "1" is written to ALOFF, all the segments go OFF. At such a time, an ON waveform or an OFF waveform is output from SEG terminals. When "0" is written to these registers, normal display is performed. Furthermore, when "1" is written to both of the ALON and ALOFF, ALON (all ON) has priority over the ALOFF (all OFF).

#### (2) Setting of drive duty

In the S1C6P366, the drive duty can be set to 1/4, 1/3 or 1/2 by the software. This setting is done using the LDUTY1 and LDUTY0 registers as shown in Table 4.7.3.1.

Table 4.7.3.1 LCD drive duty setting

				, 0	
LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number	Frame frequency *
1	*	1/2	COM0, COM1	64 (32 × 2)	32 Hz
0	1	1/3	COM0-COM2	96 (32 × 3)	42.7 Hz
0	0	1/4	COM0-COM3	$128 (32 \times 4)$	32 Hz

\* When fosc1 = 32.768 kHz

Figures 4.7.3.1 to 4.7.3.3 show the dynamic drive waveform according to the drive duty.




Fig. 4.7.3.1 Dynamic drive waveform for 1/4 duty (1/3 bias)




Fig. 4.7.3.2 Dynamic drive waveform for 1/3 duty (1/3 bias)




Fig. 4.7.3.3 Dynamic drive waveform for 1/2 duty (1/3 bias)

#### (3) Static drive

The S1C6P366 provides software setting of the LCD static drive.

To set in static drive, write "1" to the common output signal control register STCD. Then, by writing "1" to any one of COM0 to COM3 (display memory) corresponding to the SEG terminal, the SEG terminal outputs a static ON waveform. When all the COM0 to COM3 bits are set to "0", the SEG terminal outputs a dynamic OFF waveform.

Figure 4.7.3.4 shows the static drive waveform.




Fig. 4.7.3.4 Static drive waveform (1/3 bias)

### 4.7.4 Segment option

#### (1) Segment allocation

Up to 128 bits of the display memory can be selected from the data memory addresses F000H to F01FH.

The LCD driver has a segment decoder built-in, and the data bit (D0-D3) of the optional address in the display memory area (F000H-F01FH) can be allocated to the optional segment. This makes design easy by increasing the degree of freedom with which the liquid crystal panel can be designed. The allocated segment displays when the bit for the display memory is set to "1", and goes out when

bit is set to "0".

Figure 4.7.4.1 shows an example of the relationship between the LCD segments (on the panel) and the

Figure 4.7.4.1 shows an example of the relationship between the LCD segments (on the panel) and the display memory for the case of 1/3 duty.


Address	Data									
Addiess	D3	D2	D1	D0						
F00AH	d	с	b	a						
F00BH	p	g	f	e						
F00CH	d'	c'	b'	a'						
F00DH	p'	g'	f'	e'						



	Common 0	Common 1	Common 2
SEG10	F00A, D0	F00B, D1	F00B, D0
	(a)	(f)	(e)
SEG11	F00A, D1	F00B, D2	F00A, D3
	(b)	(g)	(d)
SEG12	F00D, D1	F00A, D2	F00B, D3
	(f')	(c)	(p)

Display memory allocation

Pin address allocation



Common 1

Common 2

Fig. 4.7.4.1 Segment allocation

At initial reset, the contents of the display memory are undefined, therefore it is necessary to initialize by software. Since the display memory permits reading and writing, the addresses/bits that are not used on the LCD display can be used as general-purpose registers.

Common 0

### (2) Output specification

- ① The segment terminals (SEG0-SEG31) can be selected in pairs\* for either segment signal output or DC output (VDD and Vss binary output).

  When DC output is selected, the data corresponding to COM0 of each segment terminal is output.
- ② When DC output is selected, either complementary output or N-channel open drain output can be selected for each terminal.
  - \* The terminal pairs are combination of SEG2  $\times$  n and SEG2  $\times$  n + 1 (where n is an integer from 0 to 15).

### (3) Segment option

Recommended LCD segment option data is include in the S5U1C6P366Y1 package. Modifying the LCD segment opotion is done at the user's own risk.

The output specification data for the LCD segment terminals and data for LCD segment assignment to the display memory are generated by converting the segment option document file output from the SOG63358 segment option generator.

By writing the option data to the segment option PROM, the segment terminals are automatically configured with the selected optional specifications.

### (4) Recommended segment option data

CP366SEG.SDC (segment option document file)

```
* E0C63P366 SEGMENT OPTION DOCUMENT V 1.00
 FILE NAME
             CP366SEG.SDC
 USER'S NAME EPSON
 INPUT DATE 99/11/10
 OPTION NO.12
 < LCD SEGMENT DECODE TABLE >
 SEG COMO COM1 COM2 COM3 SPEC
     000
         001 002
                  003
    010 011 012 013
     020 021 022 023
                       S
  3
     030
         031 032 033
                       S
     040
         041 042 043
         051 052 053
  5
     050
                       S
  6
     060
         061 062 063
                       S
  7
     070
         071 072 073
                       S
         081 082 083
  8
     080
                       S
         091 092
  9
     090
                  093
                       S
 10
     0A0
         0A1 0A2
                  0A3
                       S
 11
     0B0
         0B1 0B2 0B3
                       S
 12
     0C0 0C1 0C2 0C3
                       S
 13
     0D0 0D1 0D2 0D3
                       S
 14
    0E0 0E1 0E2 0E3 S
     0F0 0F1 0F2 0F3
 15
                       S
 16
    100 101 102 103
                       S
 17
    110 111 112 113
 18
    120 121 122 123
 19
    130 131 132 133
 20
    140 141 142 143
 21
     150
         151 152
                  153
 22
     160
         161 162
                  163
 23
     170
         171 172
                   173
                       S
 24
         181 182
     180
                   183
                       S
 25
         191 192
     190
                   193
                       S
 26
     1A0
         1A1
              1A2
                   1A3
                       S
         1B1
                   1B3
 27
     1B0
              1B2
 28
     1C0
         1C1 1C2
                  1C3
                       S
 29
     1D0 1D1 1D2 1D3
                       S
    1E0 1E1 1E2 1E3
 30
                       S
 31
    1F0 1F1 1F2 1F3
*EOF
```

### 4.7.5 Mask option

The S1C6P366 generates the LCD drive voltage using the internal power supply circuit and does not allow use of an external power source.

## 4.7.6 I/O memory of LCD driver

Table 4.7.6.1 shows the I/O addresses and the control bits for the LCD driver. Figure 4.7.6.1 shows the display memory map.

Table 4.7.6.1 Control bits of LCD driver

Address	Register							Comment					
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment				
	LDUTY	I DUTYO	TY0 VCCHG	G LPWR	LDUTY1	0			$\  \  \  \  \  \  \  \  \  \  \  \  \  $				
FFCOLL	LDUIYI	LDUTYU			LDUTY0	0			switch Duty 1/4 1/3 1/2				
FF60H			VCCHG	0			General-purpose register (reserved register)						
		R/W		LPWR	0	On	Off	LCD power On/Off					
	_	AL OFF	F ALON	ALON ST	41.011	A1 ON	AL ON	OTOD	0 *3	_ *2			Unused
	0	ALOFF			ALON STCD	ALOFF	1	All Off	Normal	LCD all OFF control			
FF61H		R R/W		544		0	All On	Normal	LCD all ON control				
	К			STCD	0	Static	Dynamic	Common output signal control					

<sup>\*1</sup> Initial value at initial reset

<sup>\*3</sup> Constantly "0" when being read

Low Base address	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
F000	Diaplay mamary (20 words > 4 hits) D/M															
F010	Display memory (32 words $\times$ 4 bits) R/W															

Fig. 4.7.6.1 Display memory map

#### LPWR: LCD power control (ON/OFF) register (FF60H•D0)

Turns the LCD system voltage circuit ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

When "1" is written to the LPWR register, the LCD system voltage circuit goes ON and generates the LCD drive voltage. When "0" is written, all the LCD drive voltages go to Vss level.

It takes about 100 msec for the LCD drive voltage to stabilize after starting up the LCD system voltage circuit by writing "1" to the LPWR register.

This control does not affect to SEG terminals that have been set for DC output.

At initial reset, this register is set to "0".

#### LDUTY0, LDUTY1: LCD drive duty switching register (FF60H•D2, D3)

Selects the LCD drive duty.

Table 4.7.6.2 Drive duty setting

LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number	Frame frequency *
1	*	1/2	COM0, COM1	64 (32 × 2)	32 Hz
0	1	1/3	COM0-COM2	96 (32 × 3)	42.7 Hz
0	0	1/4	COM0-COM3	$128 (32 \times 4)$	32 Hz

\* When fosc1 = 32.768 kHz

S1C6P366 TECHNICAL MANUAL

At initial reset, this register is set to "0".

<sup>\*2</sup> Not set in the circuit

#### STCD: Common output signal control register (FF61H•D0)

Switches the LCD driving method.

When "1" is written: Static drive When "0" is written: Dynamic drive

Reading: Valid

By writing "1" to STCD, static drive is selected, and dynamic drive is selected when "0" is written. At initial reset, this register is set to "0".

#### ALON: LCD all ON control register (FF61H•D1)

Displays the all LCD segments ON.

When "1" is written: All LCD segments displayed

When "0" is written: Normal display

Reading: Valid

By writing "1" to the ALON register, all the LCD segments goes ON, and when "0" is written, it returns to normal display.

This function outputs an ON waveform to the SEG terminals, and segments not affect the content of the display memory.

ALON has priority over ALOFF.

At initial reset, this register is set to "0".

#### ALOFF: LCD all OFF control register (FF61H•D2)

Fade outs the all LCD segments.

When "1" is written: All LCD segments fade out

When "0" is written: Normal display

Reading: Valid

By writing "1" to the ALOFF register, all the LCD segments goes OFF, and when "0" is written, it returns to normal display.

This function outputs an OFF waveform to the SEG terminals, and does not affect the content of the display memory.

At initial reset, this register is set to "1".

#### Display memory (F000H-F01FH)

The LCD segments are lit or turned off depending on this data.

When "1" is written: Lit When "0" is written: Not lit Reading: Invalid

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be lit or put out.

At initial reset, the contents of the display memory are undefined, therefore it is necessary to initialize by software. Since the display memory permits reading and writing, the addresses/bits that are not used on the LCD display can be used as general-purpose registers.

### 4.7.7 Programming notes

- (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) 100 msec or more time is necessary for stabilizing the LCD drive voltages VC1, VC2 and VC3 after setting the LCD power control register LPWR to "1". Be careful of the segment-on right after the power is turned on.

### 4.8 Clock Timer

## 4.8.1 Configuration of clock timer

The S1C6P366 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, fosc1 divided clock output from the prescaler. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software. Figure 4.8.1.1 is the block diagram for the clock timer.




Fig. 4.8.1.1 Block diagram for the clock timer

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

## 4.8.2 Data reading and hold function

The 8 bits timer data are allocated to the address FF79H and FF7AH.

```
<FF79H> D0: TM0 = 128 Hz D1: TM1 = 64 Hz D2: TM2 = 32 Hz D3: TM3 = 16 Hz <FF7AH> D0: TM4 = 8 Hz D1: TM5 = 4 Hz D2: TM6 = 2 Hz D3: TM7 = 1 Hz
```

Since the clock timer data has been allocated to two addresses, a carry is generated from the low-order data within the count (TM0–TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz). When this carry is generated between the reading of the low-order data and the high-order data, a content combining the two does not become the correct value (the low-order data is read as FFH and the high-order data becomes the value that is counted up 1 from that point).

The high-order data hold function in the S1C6P366 is designed to operate to avoid this. This function temporarily stops the counting up of the high-order data (by carry from the low-order data) at the point where the low-order data has been read and consequently the time during which the high-order data is held is the shorter of the two indicated here following.

- 1. Period until it reads the high-order data.
- 2. 0.48–1.5 msec (Varies due to the read timing.)

Note: Since the low-order data is not held when the high-order data has previously been read, the low-order data should be read first.

### 4.8.3 Interrupt function

The clock timer can cause interrupts at the falling edge of 16 Hz, 8 Hz, 2 Hz and 1 Hz signals. Software can set whether to mask any of these frequencies.

Figure 4.8.3.1 is the timing chart of the clock timer.




Fig. 4.8.3.1 Timing chart of clock timer

As shown in Figure 4.8.3.1, interrupt is generated at the falling edge of the frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT0, IT1, IT2, IT3) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT0, EIT1, EIT2, EIT3). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

### 4.8.4 I/O memory of clock timer

Table 4.8.4.1 shows the I/O addresses and the control bits for the clock timer.

Table 4.8.4.1 Control bits of clock timer

Address		Reg	ister		<u> </u>				Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Confinent		
	0	_	TMRST	TMRUN	0 *3	- *2			Unused		
	0	0	IIVINOI	TIVIRUN	0 *3	_ *2			Unused		
FF78H			14/	DAM	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)		
	F	1	W	R/W	TMRUN	0	Run	Stop	Clock timer Run/Stop		
	TMO	TMO	T144	TMO	TM3	0			Clock timer data (16 Hz)		
FF79H	TM3	TM2	TM1	TM0	TM2	0			Clock timer data (32 Hz)		
FF/9H					TM1	0			Clock timer data (64 Hz)		
	R			TM0	0			Clock timer data (128 Hz)			
		TMC	T145	T144	TM7	0			Clock timer data (1 Hz)		
		TM5	TM4	TM6	0			Clock timer data (2 Hz)			
FF7AH			R				TM5	0			Clock timer data (4 Hz)
		,			TM4	0			Clock timer data (8 Hz)		
	LITO	FITO	CIT4	FITO	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)		
FFE6H	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)		
FFEOR							EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
	R/W			EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)			
	IT3 IT2	·0 IT4	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)			
FEEGL		112	111	IT1	IT0	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)	
FFF6H		-	0.47		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)		
	R/W		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 16 Hz)				

<sup>\*1</sup> Initial value at initial reset

#### TM0-TM7: Timer data (FF79H, FF7AH)

The 128–1 Hz timer data of the clock timer can be read out with these registers. These eight bits are read only, and writing operations are invalid.

By reading the low-order data (FF79H), the high-order data (FF7AH) is held until reading or for 0.48–1.5 msec (one of shorter of them).

At initial reset, the timer data is initialized to "00H".

#### TMRST: Clock timer reset (FF78H•D1)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. When the clock timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at reading.

#### TMRUN: Clock timer RUN/STOP control register (FF78H•D0)

Controls RUN/STOP of the clock timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The clock timer enters the RUN status when "1" is written to the TMRUN register, and the STOP status when "0" is written. In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

At initial reset, this register is set to "0".

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

EIT0: 16 Hz interrupt mask register (FFE6H•D0) EIT1: 8 Hz interrupt mask register (FFE6H•D1) EIT2: 2 Hz interrupt mask register (FFE6H•D2) EIT3: 1 Hz interrupt mask register (FFE6H•D3)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT0, EIT1, EIT2, EIT3) are used to select whether to mask the interrupt to the separate frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz).

At initial reset, these registers are set to "0".

IT0: 16 Hz interrupt factor flag (FFF6H•D0)
IT1: 8 Hz interrupt factor flag (FFF6H•D1)
IT2: 2 Hz interrupt factor flag (FFF6H•D2)
IT3: 1 Hz interrupt factor flag (FFF6H•D3)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags (IT0, IT1, IT2, IT3) correspond to the clock timer interrupts of the respective frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

### 4.8.5 Programming notes

- (1) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

# 4.9 Programmable Timer

## 4.9.1 Configuration of programmable timer

The S1C6P366 has two 8-bit programmable timer systems (timer 0 and timer 1) built-in.

Timer 0 and timer 1 are composed of 8-bit presettable down counters and they can be used as 8-bit  $\times$  2 channel programmable timers or a 16-bit  $\times$  1 channel programmable timer by software setting. Timer 0 also has an event counter function using the K13 input port terminal.

Figure 4.9.1.1 shows the configuration of the programmable timer.

The programmable timer is designed to count down from the initial value set in the counter with software. An underflow according to the initial value occurs by counting down and is used for the following functions:

- · Presetting the initial value to the counter to generate the periodical underflow signal
- · Generating an interrupt
- Generating a TOUT signal output from the R02 output port terminal
- Generating the synchronous clock source for the serial interface (timer 1 underflow is used, and it is possible to set the transfer rate)




Fig. 4.9.1.1 Configuration of programmable timer

### 4.9.2 Tow separate 8-bit timer (MODE16 = "0") operation

### 4.9.2.1 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00-RLD07 (timer 0) and RLD10-RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The registers PTRUN0 (timer 0) and PTRUN1 (timer 1) are provided to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.




Fig. 4.9.2.1.1 Basic operation timing of down counter

#### 4.9.2.2 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

#### (1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. Timer 0 can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", timer 0 operates in the timer mode.

Timer 1 operates only in the timer mode.

At initial reset, this mode is set.

Refer to Section 4.9.2.1, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

#### (2) Event counter mode

The timer 0 has an event counter function that counts an external clock input to the input port K13. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT. The timer 1 operates only in the timer mode, and cannot be used as an event counter.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.9.2.2.1.




Fig. 4.9.2.2.1 Timing chart in event counter mode

The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K13 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec or more to count reliably. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) Figure 4.9.2.2.2 shows the count down timing with noise rejecter.




Fig. 4.9.2.2.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K13 input as the clock.

Refer to Section 4.9.2.1, "Setting of initial value and counting down" for basic operation and control.

### 4.9.2.3 Setting of input clock in timer mode

Timer 0 and timer 1 each include a prescaler. The prescalers generate the input clock for each timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit.

The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software for timer 0 and timer 1 individually.

The set input clock is used for the count clock during operation in the timer mode. When the timer 0 is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

#### (1) Selection of source clock

Select the source clock input to each prescaler from either OSC1 or OSC3. This selection is done using the source clock selection registers CKSEL0 (timer 0) and CKSEL1 (timer 1); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of several msec to several 10 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

#### (2) Selection of prescaler division ratio

Select the division ratio for each prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPS01 (timer 0) and PTPS10/PTPS11 (timer 1). Table 4.9.2.3.1 shows the correspondence between the setting value and the division ratio.

Table 4.9.2.3.1 Selection of prescaler division ratio

PTPS11	PTPS10	Prescaler division ratio
PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

By writing "1" to the register PTRUN0 (timer 0) or PTRUN1 (timer 1), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

Figure 4.9.2.5.1 shows the TOUT signal waveform when the channel is changed.

### 4.9.2.4 Interrupt function

The programmable timer can generate an interrupt due to an underflow of the timer 0 and timer 1. See Figure 4.9.2.1.1 for the interrupt timing.

An underflow of timer 0 and timer 1 sets the corresponding interrupt factor flag IPT0 (timer 0) or IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT0 (timer 0) or EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

### 4.9.2.5 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of timer 0 or timer 1. The TOUT signal is generated by dividing the underflows in 1/2. It is possible to select which timer's underflow is to be used by the TOUT output channel selection register CHSEL. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected.




Fig. 4.9.2.5.1 TOUT signal waveform at channel change

The TOUT signal can be output from the R02 output port terminal. Programmable clocks can be supplied to external devices.

Figure 4.9.2.5.2 shows the configuration of the output port R02.




Fig. 4.9.2.5.2 Configuration of R02

The output of a TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R02 output port terminal and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.

Figure 4.9.2.5.3 shows the output waveform of the TOUT signal.




Fig. 4.9.2.5.3 Output waveform of the TOUT signal

## 4.9.2.6 Transfer rate setting for serial interface

The signal that is made from underflows of timer 1 by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting timer 1 into RUN state (PTRUN1 = "1"). It is not necessary to control with the PTOUT register.




Fig. 4.9.2.6.1 Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

```
RLD1X = fosc / (2 * bps * division ratio of the prescaler) - 1 fosc: Oscillation frequency (OSC1/OSC3) bps: Transfer rate (00H can be set to RLD1X)
```

## 4.9.3 One channel $\times 16$ -bit timer (MODE16 = "1") operation

Timer 0 and timer 1 are chained together to form 16-bit down counter low byte in timer 0, high byte in timer 1.

## 4.9.3.1 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00–RLD07 (timer 0) and RLD10–RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The register PTRUN0 (timer 0) is used to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.

#### 4.9.3.2 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

#### (1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. The programmable timer can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", the programmable timer operates in the timer mode.

At initial reset, this mode is set.

Refer to Section 4.9.3.1, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

#### (2) Event counter mode

The programmable timer has an event counter function that counts an external clock input to the input port K13. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.9.3.2.1.




Fig. 4.9.3.2.1 Timing chart in event counter mode

The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K13 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec or more to count reliably. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) Figure 4.9.3.2.2 shows the count down timing with noise rejecter.

S1C6P366 TECHNICAL MANUAL




Fig. 4.9.3.2.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K13 input as the clock.

Refer to Section 4.9.3.1, "Setting of initial value and counting down" for basic operation and control.

## 4.9.3.3 Setting of input clock in timer mode

The 16 bit programmable timer include a prescaler. The prescalers generate the input clock for this programmable timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit. The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software. The set input clock is used for the count clock during operation in the timer mode. When the 16 bit programmable timer is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

#### (1) Selection of source clock

Select the source clock input to the prescaler from either OSC1 or OSC3. This selection is done using the source clock selection register CKSEL0 (timer 0); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

### (2) Selection of prescaler division ratio

Select the division ratio for the prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPS01 (timer 0). Table 4.9.3.3.1 shows the correspondence between the setting value and the division ratio.

Table 4.9.3.3.1 Selection of prescaler division ratio

PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

By writing "1" to the register PTRUN0 (timer 0), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

## 4.9.3.4 Interrupt function

The programmable timer can generate an interrupt due to an underflow.

An underflow of this 16 bit programmable timer sets the corresponding interrupt factor flag IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

## 4.9.3.5 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of this 16 bit programmable timer. The TOUT signal is generated by dividing the underflows in 1/2.

The TOUT signal can be output from the R02 output port terminal. Programmable clocks can be supplied to external devices.

Figure 4.9.3.5.1 shows the configuration of the output port R02.




Fig. 4.9.3.5.1 Configuration of R02

The output of a TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R02 output port terminal and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register. Figure 4.9.3.5.2 shows the output waveform of the TOUT signal.




Fig. 4.9.3.5.2 Output waveform of the TOUT signal

## 4.9.3.6 Transfer rate setting for serial interface

The signal that is made from underflows of the 16 bit programmable timer by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting this 16 bit programmable timer into RUN state (PTRUN0 = "1"). It is not necessary to control with the PTOUT register.




Fig. 4.9.3.6.1 Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

RLD1X, RLD0X = fosc / (2 \* bps \* division ratio of the prescaler) - 1

fosc: Oscillation frequency (OSC1/OSC3)

bps: Transfer rate

(00H can be set to RLD1X)

# 4.9.4 I/O memory of programmable timer

Table 4.9.4.1 shows the I/O addresses and the control bits for the programmable timer.

Table 4.9.4.1 Control bits of programmable timer

Mode   Barrow   Mode   Barro			D		100	16 7.7.7	.1 00	niioi o	iis oj p	rogrammable timer		
MODE	Address D3 D2			D0	Name	Init *1	1	0	Comment			
FFCH    FOR								_	_	8 bit $\times$ 2 or 16 bit $\times$ 1 timer mode selection		
FFC H	FFCOLL	MODE16 EVENT FCS		FCSEL	PLPOL	EVCNT	0	Event ct.	Timer	Timer 0 counter mode selection		
FFCH	FFCUH	DW			FCSEL	0		No NR	Timer 0 function selection (for event counter mode)			
CHISEL		17/ VV				_		f	<del> </del>	1 1 3		
FFCH    FFCH		CHSEL PTOUT CKSEL1		CKSFL0	I I				_			
FFC2H   FFC3H   FFC	FFC1H	0.1022   1.1001   0.10221   0.10220				4		-		_		
FFC2H			R	w								
PTPS01   PTPS00   PTRS10   PTPS00   O   PTRS10   PTPS00   O   PTRS10   PTPS00   O   PTRS10   PTRS10   O				I		_		0503	USCI	==		
FFC2H		PTPS01 PTPS00		PTRST0	PTRUN0		-			division ratio Division ratio 1/1 1/4 1/32 1/256		
FFC2H	FFC2H					• 1		Reset	Invalid			
FFC2H   FFC3H   FFC3		R/	W	W	R/W	PTRUN0	0	Run	Stop	` ′		
FFC4H   R/W   W   RW   PTRST1*S   -2   Reset   Invalid   Time*   Tim						PTPS11	0					
FFCH   RLD03   RLD02   RLD04   RLD05   RLD05   RLD05   RLD05   RLD06	FFOOL	PTPS11	PTPS10	PTRST1	PTRUN1	PTPS10	0					
FFC4H   RLD03   RLD04   RLD04   RLD05   RLD04   RLD05   RLD05   RLD05   RLD06   RLD0	FFC3H		14/	14/	DAV	PTRST1*3	- *2	Reset	Invalid			
FFCH   RLD03		H/	VV	VV	H/VV	PTRUN1	0	Run	Stop	Timer 1 Run/Stop		
FFC4H		BI DO3	RI DO2	RI DO1	BI DOO					MSB		
FFC5H   RL007   RL006   RL005   RL006   RL00	FFC4H	TILDOO	TILDUZ	TILDOT	TILDOO	4				Programmable timer 0 reload data (low-order 4 bits)		
FFC5H   RLD07   RLD06   RLD05   RLD04   RLD05   RLD06   0   RLD05		l <sub>R/W</sub>				1						
FFC5H				I						_		
FFC5H		RLD07	RLD06	.D06   RLD05   R						IVISB		
FFCH   RLD12   RLD11   RLD10   RLD13   0   RLD14   0   RLD13   0   RLD14   RLD14   0   RLD14   R	FFC5H					•				Programmable timer 0 reload data (high-order 4 bits)		
FFCH    FFCH		R/W								LSB		
FFC6H						RLD13	0			¬ MSB		
FFC7H	FFOOL	RLD13   RLD12   RLD11		RLD10	RLD12	0			December 1 and and date (laws and and bite)			
FFCH    RLD17	FFC6H	Day.			RLD11	0			Programmable timer 1 reload data (low-order 4 bits)			
FFCH    RID16		H/W				_				_ LSB		
FFC7H		RI D17	RI D16	BI D15	RI D14					MSB		
FFC8H	FFC7H									Programmable timer 1 reload data (high-order 4 bits)		
FFC8H			R	W						ICB		
FFC8H						_						
Programmable timer 0 data (low-order 4 bits)   LSB		PTD03	PTD03 PTD02 PTD01		PTD00							
FFC9H	FFC8H						0			Programmable timer 0 data (low-order 4 bits)		
FFC9H    PTD07   PTD06   PTD05   PTD06   PTD05   PTD06   O   PTD05   O   PTD05   O   PTD05   O   PTD05   O   PTD05   O   PTD04   O   PTD05   O   PTD04   O   PTD05   O   PTD0				3		PTD00	0			LSB		
Programmable timer 0 data (high-order 4 bits)   Programmable timer 0 data (high-order 4 bits)   Programmable timer 0 data (high-order 4 bits)		DTD07	DTD06	DTDOE	DTD04	PTD07	0			¬ MSB		
FFCAH	FFC9H	FIDU	FID00	P1D05   P1D04						Programmable timer () data (high-order 4 bits)		
FFCAH  PTD13 PTD12 PTD11 PTD10 PTD13 0 PTD12 0 PTD11 0 PTD15 PTD14 0 PTD15 PTD16 0 PTD15 0 PTD14 0 PTD15 0 PTD14 0 PTD15 0 PTD14 0 PTD15 0 PTD14 0 PTD14 0 PTD14 0 PTD14 0 PTD14 0 PTD15 0 PTD14 0 PTD15 0 PTD14 0 PTD14 0 PTD15 0 PTD15 0 PTD14 0 PTD15 0 PTD	11 0311			3								
FFCAH    PTD13   PTD12   PTD11   PTD10   PTD12   0   PTD11   0   PTD11   0   PTD10   0   P				1	1	_						
PTD11		PTD13	PTD12	PTD11	PTD10					MSR		
FFCBH    PTD17	FFCAH			<u> </u>	<u> </u>					Programmable timer 1 data (low-order 4 bits)		
FFCBH    PTD17			ı	7						LSB		
FFE2H    PTD17   PTD16   PTD15   PTD14   PTD16   0   PTD15   0   PTD14   0   PTD14   0   PTD15   0   PTD15   0   PTD15   0   PTD15   0   PTD16   0   P												
FFE2H   R   R/W   EIPT0   0   0   EIPT1   EIPT0   0   0   Enable   Mask   Interrupt mask register (Programmable timer 1)	EEOD! :	PTD17	PTD16	PTD15	PTD14							
FFE2H    0   0   EIPT1   EIPT0   0 *3   -*2   Unused   Un	FFCBH			<u> </u>			0			riograinmable timer i data (nigh-order 4 bits)		
FFE2H  R  R/W  EIPT1  0   0   0   0   0   0   0   0   0   0				1						_		
FFE2H  R  R/W  EIPT1 0 Enable Mask Interrupt mask register (Programmable timer 1)  EIPT0 0 Enable Mask Interrupt mask register (Programmable timer 0)  O 0 IPT1 IPT0 0 **3 -*2 (R) (R) Unused  O *3 -*2 Yes No Unused  Interrupt factor flag (Programmable timer 1)		n	0	FIPT1	FIPTO							
FFF2H  R/W EIPT1 0 Enable Mask Interrupt mask register (Programmable timer 1) EIPT0 0 Enable Mask Interrupt mask register (Programmable timer 0)  0 0 IPT1 IPT0 0 *3 -*2 (R) (R) Unused Unused Unused IPT1 0 (W) (W) Interrupt factor flag (Programmable timer 1)	FFE2H	UU			10							
FFF2H    Column		R R/W			W							
FFF2H    0   0   IPT1   IPT0   0 *3   -*2   Yes   No   Unused   Unused   Interrupt factor flag (Programmable timer 1)						_						
FFF2H P P P P P P P P P P P P P P P P P P P		0	0	IPT1	IPT0							
	FFF2H				I	4			+	4		
		F	R R/W					Reset	Invalid			

<sup>\*1</sup> Initial value at initial reset

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

# CKSEL0: Prescaler 0 source clock selection register (FFC1H•D0) CKSEL1: Prescaler 1 source clock selection register (FFC1H•D1)

Selects the source clock of the prescaler.

When "1" is written: OSC3 clock When "0" is written: OSC1 clock Reading: Valid

The source clock for the prescaler is selected from OSC1 or OSC3. When "0" is written to the CKSEL0 register, the OSC1 clock is selected as the input clock for the prescaler 0 (for timer 0) and when "1" is written, the OSC3 clock is selected.

Same as above, the source clock for prescaler 1 is selected by the CKSEL1 register.

When the event counter mode is selected to timer 0, the setting of the CKSEL0 register becomes invalid. At initial reset, these registers are set to "0".

# PTPS00, PTPS01: Timer 0 prescaler division ratio selection register (FFC2H•D2, D3) PTPS10, PTPS11: Timer 1 prescaler division ratio selection register (FFC3H•D2, D3)

Selects the division ratio of the prescaler.

Two bits of PTPS00 and PTPS01 are the prescaler division ratio selection register for timer 0, and two bits of PTPS10 and PTPS11 are for timer 1. The prescaler division ratios that can be set by these registers are shown in Table 4.9.4.2.

Table 4.9.4.2 Selection of prescaler division ratio

PTPS11	PTPS10	Describe division votio
PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

When the event counter mode is selected to timer 0, the setting of the PTPS00 and PTPS01 becomes invalid.

At initial reset, these registers are set to "0".

## EVCNT: Timer 0 counter mode selection register (FFC0H•D2)

Selects a counter mode for timer 0.

When "1" is written: Event counter mode

When "0" is written: Timer mode

Reading: Valid

The counter mode for timer 0 is selected from either the event counter mode or timer mode. When "1" is written to the EVCNT register, the event counter mode is selected and when "0" is written, the timer mode is selected.

At initial reset, this register is set to "0".

#### MODE16: 8-bit $\times$ 2 or 16-bit $\times$ 1 timer mode selection register (FFC0H•D3)

Selects 8-bit  $\times$  2 channels mode (timer 0 and timer 1) or 16-bit  $\times$  1 channel mode.

When "1" is written:  $16\text{-bit} \times 1 \text{ channel}$ 

When "0" is written: 8-bit  $\times$  2 channels (timer 0 and timer 1)

Reading: Valid

When 8-bit  $\times$  2 channels is selected, timer 0 and timer 1 can be used independently.

When 16-bit  $\times$  1 channel is selected, timer 0 and timer 1 are chained together and are used as a 16-bit programmable timer. The clock is input to timer 0 and interrupts will be generated from timer 1. At initial reset, this register is set to "0".

#### FCSEL: Timer 0 function selection register (FFC0H•D1)

Selects whether the noise rejector of the clock input circuit will be used or not in the event counter mode.

When "1" is written: With noise rejecter When "0" is written: Without noise rejecter

Reading: Valid

When "1" is written to the FCSEL register, the noise rejecter is used and counting is done by an external clock (K13) with 0.98 msec or more pulse width. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) When "0" is written to the FCSEL register, the noise rejector is not used and the counting is done directly by an external clock input to the K13 input port terminal.

Setting of this register is effective only when timer 0 is used in the event counter mode.

At initial reset, this register is set to "0".

## PLPOL: Timer 0 pulse polarity selection register (FFC0H•D0)

Selects the count pulse polarity in the event counter mode.

When "1" is written: Rising edge When "0" is written: Falling edge Reading: Valid

The count timing in the event counter mode (timer 0) is selected from either the falling edge of the external clock input to the K13 input port terminal or the rising edge. When "0" is written to the PLPOL register, the falling edge is selected and when "1" is written, the rising edge is selected. Setting of this register is effective only when timer 0 is used in the event counter mode.

At initial reset, this register is set to "0".

# RLD00-RLD07: Timer 0 reload data register (FFC4H, FFC5H) RLD10-RLD17: Timer 1 reload data register (FFC6H, FFC7H)

Sets the initial value for the counter.

The reload data written in this register is loaded to the respective counters. The counter counts down using the data as the initial value for counting.

Reload data is loaded to the counter when the counter is reset by writing "1" to the PTRST0 or PTRST1 register, or when counter underflow occurs.

At initial reset, these registers are set to "00H".

# PTD00-PTD07: Timer 0 counter data (FFC8H, FFC9H) PTD10-PTD17: Timer 1 counter data (FFCAH, FFCBH)

Count data in the programmable timer can be read from these latches.

The low-order 4 bits of the count data in timer 0 can be read from PTD00–PTD03, and the high-order data can be read from PTD04–PTD07. Similarly, for timer 1, the low-order 4 bits can be read from PTD10–PTD13, and the high-order data can be read from PTD14–PTD17.

Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

S1C6P366 TECHNICAL MANUAL

Since these latches are exclusively for reading, the writing operation is invalid.

At initial reset, these counter data are set to "00H".

70

# PTRST0: Timer 0 reset (reload) (FFC2H•D1) PTRST1: Timer 1 reset (reload) (FFC3H•D1)

Resets the timer and presets reload data to the counter.

When "1" is written: Reset

When "0" is written: No operation Reading: Always "0"

By writing "1" to PTRST0, the reload data in the reload register PLD00–PLD07 is preset to the counter in timer 0. Similarly, the reload data in PLD10–PLD17 is preset to the counter in timer 1 by PTRST1. When the counter is preset in the RUN status, the counter restarts immediately after presetting. In the case of STOP status, the reload data is preset to the counter and is maintained.

No operation results when "0" is written.

Since these bits are exclusively for writing, always set to "0" during reading.

# PTRUN0: Timer 0 RUN/STOP control register (FFC2H•D0) PTRUN1: Timer 1 RUN/STOP control register (FFC3H•D0)

Controls the RUN/STOP of the counter.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The counter in timer 0 starts counting down by writing "1" to the PTRUN0 register and stops by writing "0".

In STOP status, the counter data is maintained until the counter is reset or is set in the next RUN status. When STOP status changes to RUN status, the data that has been maintained can be used for resuming the count

Same as above, the timer 1 counter is controlled by the PTRUN1 register.

At initial reset, these registers are set to "0".

### CHSEL: TOUT output channel selection register (FFC1H•D3)

Selects the channel used for TOUT signal output.

When "1" is written: Timer 1 When "0" is written: Timer 0 Reading: Valid

This register selects which timer's underflow (timer 0 or timer 1) is used to generate a TOUT signal. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. In the 16-bit  $\times$  2 channels mode (MODE16 = "1"), timer 1 is always selected regardless of this register setting. At initial reset, this register is set to "0".

#### PTOUT: TOUT output control register (FFC1H•D2)

Turns TOUT signal output ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

PTOUT is the output control register for the TOUT signal. When "1" is written to the register, the TOUT signal is output from the output port terminal R02 and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

At initial reset, this register is set to "0".

#### CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmble Timer)

# EIPT0: Timer 0 interrupt mask register (FFE2H•D0) EIPT1: Timer 1 interrupt mask register (FFE2H•D1)

These registers are used to select whether to mask the programmable timer interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

Timer 0 and timer 1 interrupts can be masked individually by the interrupt mask registers EIPT0 (timer 0) and EIPT1 (timer 1).

At initial reset, these registers are set to "0".

# IPT0: Timer 0 interrupt factor flag (FFF2H•D0) IPT1: Timer 1 interrupt factor flag (FFF2H•D1)

These flags indicate the status of the programmable timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IPT0 and IPT1 correspond to timer 0 and timer 1 interrupts, respectively. The software can judge from these flags whether there is a programmable timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the underflows of the corresponding counters. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

## 4.9.5 Programming notes

(1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).

For the 16 bit  $\times$  1 mode, be sure to read as following sequence:

 $(PTD00-PTD03) \rightarrow (PTD04-PTD07) \rightarrow (PTD10-PTD13) \rightarrow (PTD14-PTD17)$ 

The read sequence time should be within 1.46 msec.

(2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops.

Figure 4.9.5.1 shows the timing chart for the RUN/STOP control.




Fig. 4.9.5.1 Timing chart for RUN/STOP control

It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (6) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running.

  The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).




Fig. 4.9.5.2 Reload timing for programmable timer

To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with the OSC3 (high-speed clock).

# 4.10 Serial Interface (SIN, SOUT, SCLK, SRDY)

## 4.10.1 Configuration of serial interface

The S1C6P366 has a synchronous clock type 8 bits serial interface built-in.

The configuration of the serial interface is shown in Figure 4.10.1.1.

The CPU, via the 8-bit shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8-bit shift register, it can convert parallel data to serial data and output it to the SOUT terminal. The synchronous clock for serial data input/output may be set by selecting by software any one of three types of master mode (internal clock mode: when the S1C6P366 is to be the master for serial input/output) and a type of slave mode (external clock mode: when the S1C6P366 is to be the slave for serial input/output).

Also, when the serial interface is used at slave mode,  $\overline{SRDY}$  signal which indicates whether or not the serial interface is available to transmit or receive can be output to the  $\overline{SRDY}$  terminal.




Fig. 4.10.1.1 Configuration of serial interface

The input/output ports of the serial interface are shared with the I/O ports P10–P13, and function of these ports can be selected through the software.

P10-P13 terminals and serial input/output correspondence are as follows:

Master mode	Slave mode
P10 = SIN(I)	P10 = SIN(I)
P11 = SOUT(O)	P11 = SOUT(O)
$P12 = \overline{SCLK}$ (O)	$P12 = \overline{SCLK}$ (I)
P13 = I/O  port  (I/O)	$P13 = \overline{SRDY}$ (O)

Note: At initial reset, P10-P13 are set to I/O ports.

When using the serial interface, switch the function (ESIF = "1") in the initial routine.

The SOUT (data output) signal passes through a tri-state buffer. To output serial data, write "1" to the ESOUT register to set the buffer in data output status. When the ESOUT register is set to "0", the SOUT signal is disabled and the SOUT terminal goes high-impedance status.

## 4.10.2 Mask option

#### (1) Terminal specification

Since the input/output terminals of the serial interface is shared with the I/O ports (P10–P13), the terminal specification of the I/O port is also applied to the serial interface.

In the S1C6P366, the I/O ports (P10–P13) specification is fixed at "with pull-up resistor" and "complementary output".

Therefore, the output specification of the terminals SOUT,  $\overline{SCLK}$  (in master mode) and  $\overline{SRDY}$  (in slave mode) that are used as output in the input/output port of the serial interface is fixed at complementary output.

Furthermore, a pull-up resistor is provided for the SIN terminal and the  $\overline{SCLK}$  terminal (in slave mode) that are used as input terminals.

## (2) Polarity of synchronous clock and ready signal

Polarity of the synchronous clock and the ready signal that is output in the slave mode is fixed at negative polarity (active low).

## 4.10.3 Master mode and slave mode of serial interface

The serial interface of the S1C6P366 has two types of operation mode: master mode and slave mode. The master mode uses an internal clock as the synchronous clock for the built-in shift register, and outputs this internal clock from the  $\overline{SCLK}$  (P12) terminal to control the external (slave side) serial device. In the slave mode, the synchronous clock output from the external (master side) serial device is input from the  $\overline{SCLK}$  (P12) terminal and it is used as the synchronous clock for the built-in shift register. The master mode and slave mode are selected by writing data to the SCS1 and SCS0 registers. When the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 4.10.3.1.

SCS1	SCS0	Mode	Synchronous clock
1	1		OSC1
1	0	Master mode	OSC1 /2
0	1		Programmable timer *
0	0	Slave mode	External clock *

Table 4.10.3.1 Synchronous clock selection

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for the control of the programmable timer.

At initial reset, the slave mode (external clock mode) is selected.

Moreover, the synchronous clock, along with the input/output of the 8-bit serial data, is controlled as follows:

- In the master mode, after output of 8 clocks from the  $\overline{SCLK}$  (P12) terminal, clock output is automatically suspended and the  $\overline{SCLK}$  (P12) terminal is fixed at high level.
- In the slave mode, after input of 8 clocks to the SCLK (P12) terminal, subsequent clock inputs are
  masked.

A sample basic serial input/output portion connection is shown in Figure 4.10.3.1.

<sup>\*</sup> The clock frequency is limited to 1 MHz (max.).




Fig. 4.10.3.1 Sample basic connection of serial input/output section

## 4.10.4 Data input/output and interrupt function

The serial interface of S1C6P366 can input/output data via the internal 8-bit shift register. The shift register operates by synchronizing with either the synchronous clock output from the  $\overline{SCLK}$  (P12) terminal (master mode), or the synchronous clock input to the  $\overline{SCLK}$  (P12) terminal (slave mode). The serial interface generates an interrupt on completion of the 8-bit serial data input/output. Detection of serial data input/output is done by counting of the synchronous clock  $\overline{SCLK}$ ; the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates an interrupt.

The serial data input/output procedure is explained below:

#### (1) Serial data output procedure and interrupt

The S1C6P366 serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to the data registers SD0–SD3 (FF72H) and SD4–SD7 (FF73H) and writing "1" to SCTRG bit (FF70H  $\bullet$  D1), it synchronizes with the synchronous clock and the serial data is output to the SOUT (P11) terminal. The synchronous clock used here is as follows: in the master mode, internal clock which is output to the  $\overline{SCLK}$  (P12) terminal while in the slave mode, external clock which is input from the  $\overline{SCLK}$  (P12) terminal.

The serial data output to the SOUT (P11) terminal changes at the falling edge of the clock input or output from/to the  $\overline{SCLK}$  (P12) terminal. The data in the shift register is shifted at the falling edge of the  $\overline{SCLK}$  signal when the SCPS register (FF71H • D2) is "1" and is shifted at the rising edge of the  $\overline{SCLK}$  signal when the SCPS register is "0".

When the output of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF (FFF3H•D0) is set to "1" and an interrupt occurs. Moreover, the interrupt can be masked by the interrupt mask register EISIF (FFE3H•D0). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after output of the 8-bit data.

#### (2) Serial data input procedure and interrupt

The S1C6P366 serial interface is capable of inputting serial data as parallel data, in units of 8 bits. The serial data is input from the SIN (P10) terminal, synchronizes with the synchronous clock, and is sequentially read in the 8-bit shift register. As in the above item (1), the synchronous clock used here is as follows: in the master mode, internal clock which is output to the  $\overline{SCLK}$  (P12) terminal while in the slave mode, external clock which is input from the  $\overline{SCLK}$  (P12) terminal.

The serial data is read into the built-in shift register at the falling edge of the  $\overline{SCLK}$  signal when the SCPS register is "1" and is read at the rising edge of the  $\overline{SCLK}$  signal when the SCPS register is "0". The shift register is sequentially shifted as the data is fetched.

When the input of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF (FFF3H $\bullet$ D0) is set to "1" and an interrupt occurs. Moreover, the interrupt can be masked by the interrupt mask register EISIF (FFE3H $\bullet$ D0). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after input of the 8-bit data.

The data input in the shift register can be read from data registers SD0-SD7 by software.

#### (3) Serial data input/output permutation

The S1C6P366 allows the input/output permutation of serial data to be selected by the SDP register (FF71H • D3) as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.10.4.1. The SDP register should be set before setting data to SD0–SD7.




Fig. 4.10.4.1 Serial data input/output permutation

## (4) SRDY signal

When the S1C6P366 serial interface is used in the slave mode (external clock mode),  $\overline{SRDY}$  signal is used to indicate whether the internal serial interface is available to transmit or receive data for the master side (external) serial device.  $\overline{SRDY}$  signal is output from the  $\overline{SRDY}$  (P13) terminal.  $\overline{SRDY}$  signal goes "0" (low) when the S1C6P366 serial interface is available to transmit or receive data; normally, it is at "1" (high).

 $\overline{\text{SRDY}}$  signal changes from "1" to "0" immediately after "1" is written to SCTRG and returns from "0" to "1" when "0" is input to the  $\overline{\text{SCLK}}$  (P12) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the  $\overline{\text{SRDY}}$  signal returns to "1".

## (5) Timing chart

The S1C6P366 serial interface timing chart is shown in Figure 4.10.4.2.




Fig. 4.10.4.2 Serial interface timing chart

## 4.10.5 I/O memory of serial interface

Table 4.10.5.1 shows the I/O addresses and the control bits for the serial interface.

Table 4.10.5.1 Control bits of serial interface

PUL13	Register										
PUL13	Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
PUL13						PUL13	1	On	Off	P13 pull-up control register	
FF45H										functions as a general-purpose register when SIF (slave) is selected	
FF45H		PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)	
PUL10										functions as a general-purpose register when SIF (master) is selected	
FF70H   R	FF45H									SCLK (I) pull-up control register when SIF (slave) is selected	
Pull						PUL11	1	On	Off	P11 pull-up control register (ESIF=0)	
FF70H			R	w							
FF70H   R   R/W   SCS						PUL10	1	On	Off		
FF70H											
FF70H   R			FOOLIT	00700	FOIF						
R		0	ESOUT	SCIRG	ESIF						
FF71H	FF70H					SCTRG	0				
SDP   SCPS   SCS1   SCS0   SDP   0   MSB first   LSB first   LSB first   LSB first   Scrial I/F clock phase selection   SCS1, 0   0   1   Clock   Slave   PT   SCS1, 0   2   3   3   SD2   SD1   SD0   SD2   -*2   High   Low   SD0   -*2   High   Low   SD0   -*2   High   Low   SD0   -*2   High   Low   LSB   Serial I/F transmit/receive data (low-order 4 bits)   LSB		R R/W					_			ν ο,	
SDP   SCPS   SCS1   SCS0   SCPS   SCS1   SCS0   SCPS   SCS1   S										, ,	
FF71H		SDP	SCPS	SCS1	SCS0		-			[9091 0] 0 1	
SCS1   U   U   SCS1   U   U   SCS1   U   U   SCS1   U   U   SCS1	FF71H							₺	_Ī	Clock Slave PT	
SD3   SD2   SD1   SD0   SD2   -*2   High   Low   SD1   Low   SD1   -*2   High   Low   SD1   -*2   High   Low   SD2   -*2   High   Low   SD3   SD4   SD5   SD4   SD6   -*2   High   Low   SD5   -*2   High   Low   LSB   Serial I/F transmit/receive data (high-order 4 bits)			R	w						[SCS1, 0] 2 3	
SD3   SD2   SD1   SD0   SD2   -*2   High   Low   SD1   -*2   High   Low   SD1   -*2   High   Low   LSB								Lliada	Law		
SD1		SD3	SD2	SD1	SD0			"		MSB	
SD	FF72H							"		Serial I/F transmit/receive data (low-order 4 bits)	
FF73H  SD7 SD6 SD5 SD4 SD7 -*2 High Low SD5 SD4 SD5 SD4 SD6 -*2 High Low SD5 -*2 High Low SD4 -*2 High Low SD4 -*2 High Low SD4 -*2 High Low SD5 SCT SD4 SD5 SD5 SD4 SD5 SCT SD5		R/W				-		"		I SB	
SD7   SD6   SD5   SD4   SD6   -*2   High   Low   SD5   SD4   SD5   -*2   High   Low   SD5   -*2   High   Low   Low   LSB		<u> </u>									
FF73H		SD7	SD6	SD5	SD4	-		1 -		NOD	
R	FF73H							"		Serial I/F transmit/receive data (high-order 4 bits)	
FFE3H  R  R/W    Sissiple   Sissi			R/	W				"		LSB	
FFE3H  R/W   1						0 *3	_ *2			Unused	
R		0	0	0	EISIF	0 *3	_ *2			Unused	
FFF3H	FFE3H		_			0 *3	- *2			Unused	
FFF3H 0 0 0 ISIF 0*3 -*2 Yes No Unused Unused Unused		R R/W			R/W	EISIF	0	Enable	Mask	Interrupt mask register (Serial I/F)	
FFF3H					1015	0 *3	_ *2	(R)	(R)		
0 *3 - *2   (W)   Unused	FEEGU	0	0	0	ISIF	0 *3	- *2	Yes	No	Unused	
H H/W ISIE 0 Poset Invalid Interrupt feator flog (Serial I/E)	FFF3H		_		DAV	0 *3	_ *2	(W)	(W)	Unused	
			. н		H/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)	

<sup>\*1</sup> Initial value at initial reset

#### ESIF: Serial interface enable register (P1 port function selection) (FF70H•D0)

Sets P10-P13 to the input/output port for the serial interface.

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

When "1" is written to the ESIF register, P10, P11, P12 and P13 function as SIN, SOUT,  $\overline{SCLK}$ ,  $\overline{SRDY}$ , respectively.

In the slave mode, the P13 terminal functions as  $\overline{SRDY}$  output terminal, while in the master mode, it functions as the I/O port terminal.

At initial reset, this register is set to "0".

Note: After setting ESIF to "1", wait at least 10 µsec before starting actual data transfer since a hazard may be generated from the P12 (SCLK) terminal when ESIF is set to "1".

S1C6P366 TECHNICAL MANUAL

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### ESOUT: SOUT enable/disable control register (FF70H•D2)

Enables output of the SOUT signal.

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the ESOUT register, the SOUT terminal can output serial data. When "0" is written, the SOUT terminal goes high-impedance status.

At initial reset, this register is set to "0".

## PUL10: SIN (P10) pull-up control register (FF45H•D0)

## PUL12: SCLK (P12) pull-up control register (FF45H•D2)

Sets the pull-up of the SIN terminal and the SCLK terminals (in the slave mode).

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

Sets the pull-up resistor built into the SIN (P10) and  $\overline{SCLK}$  (P12) terminals to ON or OFF. (Pull-up resistor is only built in the port selected by mask option.)

SCLK pull-up is effective only in the slave mode. In the master mode, the PUL12 register can be used as a general purpose register.

At initial reset, these registers are set to "1" and pull-up goes ON.

### SCS1, SCS0: Clock mode selection register (FF71H•D0, D1)

Selects the synchronous clock (SCLK) for the serial interface.

0

 SCS1
 SCS0
 Mode
 Synchronous clock

 1
 1
 OSC1

 1
 0
 Master mode
 OSC1 /2

 0
 1
 Programmable timer \*

Slave mode

Table 4.10.5.2 Synchronous clock selection

External clock \*

Synchronous clock (SCLK) is selected from among the above 4 types: 3 types of internal clock and external clock.

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for the control of the programmable timer.

At initial reset, external clock is selected.

## SCPS: Clock phase selection register (FF71H•D2)

Selects the timing for reading in the serial data input from the SIN (P10) terminal.

0

When "1" is written: Falling edge of  $\overline{SCLK}$  When "0" is written: Rising edge of  $\overline{SCLK}$ 

Reading: Valid

Select whether the fetching for the serial input data to registers (SD0–SD7) at the rising edge or falling edge of the synchronous signal.

Pay attention to the polarity of the synchronous clock selected by the mask option because the selection content is different.

The input data fetch timing may be selected but output timing for output data is fixed at the falling edge of SCLK.

At initial reset, this register is set to "0".

<sup>\*</sup> The clock frequency is limited to 1 MHz (max.).

#### **CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)**

#### SDP: Data input/output permutation selection register (FF71H•D3)

Selects the serial data input/output permutation.

When "1" is written: MSB first When "0" is written: LSB first Reading: Valid

Select whether the data input/output permutation will be MSB first or LSB first.

At initial reset, this register is set to "0".

#### SCTRG: Clock trigger/status (FF70H•D1)

This is a trigger to start input/output of synchronous clock (SCLK).

#### • When writing

When "1" is written: Trigger When "0" is written: No operation

When this trigger is supplied to the serial interface activating circuit, the synchronous clock  $(\overline{SCLK})$  input/output is started.

As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning.

Moreover, when the synchronous clock  $\overline{SCLK}$  is external clock, start to input the external clock after the trigger.

#### • When reading

When "1" is read: RUN (during input/output the synchronous clock)

When "0" is read: STOP (the synchronous clock stops)

When this bit is read, it indicates the status of serial interface clock.

After "1" is written to SCTRG, this value is latched till serial interface clock stops (8 clock counts). Therefore, if "1" is read, it indicates that the synchronous clock is in input/output operation.

When the synchronous clock input/output is completed, this latch is reset to "0".

At initial reset, this bit is set to "0".

## SD0-SD3, SD4-SD7: Serial interface data register (FF72H, FF73H)

These registers are used for writing and reading serial data.

#### • When writing

When "1" is written: High level When "0" is written: Low level

Write data to be output in these registers. The register data is converted into serial data and output from the SOUT (P11) terminal; data bits set at "1" are output as high (VDD) level and data bits set at "0" are output as low (VSS) level.

## • When reading

When "1" is read: High level When "0" is read: Low level

The serial data input from the SIN (P10) terminal can be read from these registers.

The serial data input from the SIN (P10) terminal is converted into parallel data, as a high (VDD) level bit into "1" and as a low (Vss) level bit into "0", and is loaded to these registers. Perform data reading only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).

At initial reset, these registers are undefined.

#### EISIF: Interrupt mask register (FFE3H•D0)

Masking the interrupt of the serial interface can be selected with this register.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

With this register, it is possible to select whether the serial interface interrupt is to be masked or not. At initial reset, this register is set to "0".

#### ISIF: Interrupt factor flag (FFF3H•D0)

This flag indicates the occurrence of serial interface interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt.

This flag is set to "1" after an 8-bit data input/output even if the interrupt is masked.

This flag is reset to "0" by writing "1" to it.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0".

## 4.10.6 Programming notes

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.
  Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0-SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source of the programmable timer or in the slave mode.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

## 4.11 A/D Converter

## 4.11.1 Characteristics and configuration of A/D converter

The S1C6P366 has a built-in A/D converter with the following characteristics.

• Conversion method: Successive-approximation type

• Resolution: 8 bits

Maximum error: ±3 LSB, A/D clock: OSC1, OSC3, VDD = 2.7 V to 5.5 V

• Input channels: Maximum 4 channels

• Conversion time: Minimum 10.5 µsec (during operation at 2 MHz)

Minimum 641 usec (during operation at 32.768 kHz)

- Setting of analog conversion voltage range is possible with reference voltage terminal (AVREF)
- A/D conversion result is possible to read from 8-bit data register
- Sample & hold circuit built-in
- A/D conversion completion generates an interrupt

Figure 4.11.1.1 shows the configuration of the A/D converter.




Fig. 4.11.1.1 Configuration of A/D converter

## 4.11.2 Terminal configuration of A/D converter

The terminals used with the A/D converter are as follows:

#### AVDD, AVss (power supply terminal)

The AVDD and AVss terminals are power supply terminals for the A/D converter. The voltage should be input as AVDD  $\leq$  VDD and AVss = Vss.

## **AVREF** (reference voltage input terminal)

The AVREF terminal is the reference voltage terminal of the analog block. Input voltage range of the A/D conversion is decided by this input (AVSS-AVREF). The voltage should be input as AVREF  $\leq$  AVDD.

#### AD0-AD3 (analog input terminal)

The analog input terminals AD0–AD3 are shared with the I/O port terminals P40–P43. Therefore, it is necessary to set them for the A/D converter by software when using them as analog input terminals. This setting can be done for each terminal. (Refer to Section 4.11.4 for setting.)

At initial reset, all the terminals are set in the I/O port terminals.

Analog voltage value AVIN that can be input is in the range of AVSS  $\leq$  AVIN  $\leq$  AVREF.

### 4.11.3 Mask option

The analog input terminals of the A/D converter are shared with the I/O port terminals P40–P43. Therefore, the terminal specification of the A/D converter is decided by setting the I/O port mask option. In the S1C6P366, the P40–P43 ports specification is fixed at "without pull-up resistor".

## 4.11.4 Control of A/D converter

### (1) Setting of A/D input terminal

When using the A/D converter, it is necessary to set up the terminals used for analog input from the P40–P43 initialized as the I/O port terminals. Four terminals can all be used as analog input terminals.

The PAD (PAD0–PAD3) register is used to set analog input terminals. When the PAD register bits are set to "1", the corresponding terminals function as the analog input terminals.

At initial reset, these terminals are all set in the I/O port terminals, and each terminal goes to a high impedance.

 ${\it Table~4.11.4.1~Correspondence~between~A/D~input~terminal~and~PAD~register}$ 

Terminal	A/D input enable /disable	Comment
P40 (AD0)	PAD0	
P41 (AD1)	PAD1	
P42 (AD2)	PAD2	
P43 (AD3)	PAD3	

## (2) Setting of input clock

The clock selector selects the A/D conversion clock from OSC1 or OSC3 according to the value written in the ADCLK register. Table 4.11.4.2 shows the input clock selection with the ADCLK register.

Table 4.11.4.2 Input clock selection

ADCLK	Clock source	
0	OSC1	
1	OSC3/2	

The clock selector outputs the selected clock to the A/D converter by writing "1" to the ADRUN register.

Note: • Be sure to select (change) the input clock while the A/D converter is stopped. Changing the clock during A/D operation may cause problems.

• To prevent malfunction, do not start A/D conversion (writing "1" to the ADRUN register) when the A/D conversion clock is not being output from the clock selector, and do not turn the clock off during A/D conversion.

#### (3) Input signal selection

The analog signals from the AD0 (P40)–AD3 (P43) terminals are input to the multiplexer, and the analog input channel for A/D conversion is selected by software. This selection can be done using the CHS register as shown in Table 4.11.4.3.

Table 4.11.4.3 Selection of analog input channel

CHS1	CHS0	Input channel
1	1	AD3 (P43)
1	0	AD2 (P42)
0	1	AD1 (P41)
0	0	AD0 (P40)

#### (4) A/D conversion operation

An A/D conversion starts by writing "1" to the ADRUN register (FFD0H • D3).

For example, when performing A/D conversion using AD1 as the analog input, write "1" (0, 1) to the CHS register (CHS1, CHS0). However, it is necessary that the P41 terminal has been set as an analog input terminal. Then write "1" to the ADRUN register. The A/D converter starts converting of the analog signal input to the AD1 terminal.

The built-in sample/hold circuit starts sampling of the analog input specified from tAD after writing. When the sampling is completed, the held analog input voltage is converted into a 8-bit digital value in successive-approximation architecture.

The conversion result is loaded into the ADDR (ADDR0–ADDR7) register. ADDR0 is the LSB and ADDR7 is the MSB.

Note: If the CHS register selects an input channel which is not included in the analog input terminals set by the PAD register (the PAD register can select several terminals simultaneously), the A/D conversion does not result in a correct converted value.

#### Example)

Terminal setting: PAD3 = 1, PAD2-PAD0 = 0 (AD3 terminal is used)

Selection of input channel: CHS1 = 0, CHS0 = 0 (AD0 is selected)

In a setting like this, the A/D conversion result will be invalid because the contents of the settings are not matched.

Figure 4.11.4.1 shows the flow chart for starting an A/D conversion.




Fig. 4.11.4.1 Flowchart for starting A/D conversion

An A/D conversion is completed when the conversion result is loaded into the ADDR register. At that point, the A/D converter generates an interrupt (explained in the next section).

Figure 4.11.4.2 shows the timing chart of A/D conversion.




Fig. 4.11.4.2 Timing chart of A/D conversion

## 4.11.5 Interrupt function

The A/D converter can generate an interrupt when an A/D conversion has completed. Figure 4.11.5.1 shows the configuration of the A/D converter interrupt circuit.

The A/D converter sets the interrupt factor flag IAD to "1" immediately after storing the conversion result to the ADDR register.

result to the ADDR register.
At this time, if the interrupt mask register EIAD is "1" , an interrupt is generated to the CPU.

By setting the EIAD register to "0", the interrupt to the CPU can be disabled. However, the interrupt factor flag is set to "1" when an A/D conversion has completed regardless of the interrupt mask register setting.

The interrupt factor flag set in "1" is reset to "0" by writing "1".

The interrupt vector for the A/D conversion completion has been set in 010EH.




Fig. 4.11.5.1 Configuration of A/D converter interrupt circuit

## 4.11.6 I/O memory of A/D converter

Table 4.11.6.1 shows the I/O addresses and the control bits for the A/D converter.

Table 4.11.6.1 Control bits of A/D converter

		Reg	ister						_	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
		\/D0E1			VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)	
FF01H	VADSEL VDSEL		0	DBON	VDSEL	0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)	
FFUIR	R/W		0	DAV	0 *3	_ *2			Unused	
			R	R/W	DBON	0	(On)	(Off)	(Voltage doubler On/Off)	
	ADRUN	ADCLK	CHS1	CHS0	ADRUN	0	Start	Invalid	A/D Run/Off control	
FFD0H	ADRON	ADCLK	СПЭТ	СПЗО	ADCLK	0	OSC3	OSC1	A/D input clock selection	
11 0011	w		R/W		CHS1	0			A/D input channel [CHS1, 0] 0 1 2 3	
	VV		H/VV		CHS0	0			selection Input channel P40 P41 P42 P43	
	PAD3	PAD2	PAD1	PAD0	PAD3	0	Enable	Disable	P43 input channel enable/disable control	
FFD1H	FADS	FAUZ	FADI	FADU	PAD2	0	Enable	Disable	P42 input channel enable/disable control	
110111		D	۸۸/		PAD1	0	Enable	Disable	P41 input channel enable/disable control	
	R/W			PAD0	0	Enable	Disable	P40 input channel enable/disable control		
	ADDR3	ADDR2	ADDR1	ADDR0	ADDR3	_ *2				
FFD2H	ADDR3 ADDR2		ADDNI	ADDINO	ADDR2	- *2			A/D converted data (D0–D3)	
110211			3		ADDR1	_ *2			13D converted data (D0-D3)	
		'	1		ADDR0	_ *2				
	ADDR7	ADDR6	ADDR5	ADDR4	ADDR7	- *2				
FFD3H	ADDITI	ADDITO	מרוטטה	10 ADDITE	ADDR6	_ *2			A/D converted data (D4–D7)	
11 2011			3		ADDR5	_ *2			(=	
			1		ADDR4	- *2				
	0	0	0	EIAD	0 *3	_ *2			Unused	
FFE7H		U		LIAD	0 *3	_ *2			Unused	
,		R		R/W	0 *3	- *2			Unused	
				Π/ <b>VV</b>	EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)	
	0	0	0	IAD	0 *3	_ *2	(R)	(R)	Unused	
FFF7H	ــــــــــــــــــــــــــــــــــــــ			ואט	0 *3	- *2	Yes	No	Unused	
		R		R/W	0 *3	_ *2	(W)	(W)	Unused	
	n   n/v				IAD	0	Reset	Invalid	Interrupt factor flag (A/D converter)	

<sup>\*1</sup> Initial value at initial reset

#### PAD0-PAD3: A/D converter input control register (FFD1H)

Sets the P40-P43 terminals as the analog input terminals for the A/D converter.

When "1" is written: A/D converter input

When "0" is written: I/O port Reading: Valid

When "1" is written to PADn, the P4n terminal is set to the analog input terminal ADn. (n = 0-3)

When "0" is written, the terminal is used with the I/O port.

At initial reset, this register is set to "0" (I/O port).

## ADCLK: A/D converter clock source selection register (FFD0H•D2)

Selects the clock source for the A/D converter.

When "1" is written: OSC3 When "0" is written: OSC1 Reading: Valid

When "1" is written to ADCLK, OSC3 is selected as the clock source for the A/D converter.

When "0" is written, OSC1 is selected.

At initial reset, this register is set to "0" (OSC1).

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### CHS0, CHS1: Analog input channel selection register (FFD0H•D0, D1)

Selects an analog input channel.

Table 4.11.6.2 Selection of analog input channel

CHS1	CHS0	Input channel
1	1	AD3 (P43)
1	0	AD2 (P42)
0	1	AD1 (P41)
0	0	AD0 (P40)

At initial reset, this register is set to "0" (AD0).

#### VADSEL: A/D power source selection register (FF01H•D3)

In the S1C6P366, the value set in this register does not affect the operating mode (operating voltage) of the A/D converter. However, when using the S1C6P366 as a development tool for the S1C63358/63158, control the operating voltage using this register according to the control sequence of the model (refer to the "Technical Manual").

At initial reset, this register is set to "0" (VDD).

### ADRUN: A/D conversion control (FFD0H•D3)

Starts an A/D conversion.

When "1" is written: Start

When "0" is written: No operation

Reading: Invalid

When "1" is written to ADRUN, the A/D converter starts A/D conversion of the channel selected by the CHS register and stores the conversion result to the ADDR register.

At initial reset, this bit is set to "0".

## ADDR0-ADDR7: A/D conversion result (FFD2H/lower 4 bits, FFD3H/upper 4 bits)

A/D conversion result is stored.

ADDR0 is the LSB and ADDR7 is the MSB.

At initial reset, data is undefined.

## EIAD: A/D converter interrupt mask register (FFE7H•D0)

This register is used to select whether to mask the A/D converter interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

Writing "1" to the EIAD register enables the A/D converter interrupt and writing "0" disables the interrupt.

At initial reset, this register is set to "0".

#### CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (A/D Converter)

#### IAD: A/D converter interrupt factor flag (FFF7H•D0)

This flag indicates the status of the A/D converter interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

IAD is the A/D converter interrupt factor flag that is set when an A/D conversion has finished. The software can judge from this flag whether there is an A/D converter interrupt or not. This flag is set to "1" even if the interrupt is masked.

This flag is reset to "0" by writing "1".

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0".

## 4.11.7 Programming notes

- (1) The A/D converter can operate by inputting the clock from the clock selector. Therefore, it is necessary to select the clock source and to turn the clock output on before starting A/D conversion. Furthermore, it is also necessary that the OSC3 oscillation circuit is operating when using the OSC3 clock.
- (2) When using the OSC3 clock as the A/D conversion clock, do not stop the OSC3 oscillation circuit during A/D conversion. If the OSC3 oscillation circuit stops, correct A/D conversion result cannot be obtained.
- (3) The input clock and analog input terminals should be set when the A/D converter stops. Changing these settings in the A/D converter operation may cause errors.
- (4) To prevent malfunction, do not start A/D conversion (writing "1" to the ADRUN register) when the A/D conversion clock is not being output from the clock selector, and do not turn the clock off during A/D conversion.
- (5) If the CHS register selects an input channel which is not included in the analog input terminals set by the PAD register (the PAD register can select several terminals simultaneously), the A/D conversion does not result in a correct converted value.
- (6) During A/D conversion, do not operate the P4n terminals which are not used for analog inputs of the A/D converter (for input/output of digital signals). It affects the A/D conversion precision.
- (7) In the S1C6P366, the value set in the VADSEL register does not affect the operating mode (operating voltage) of the A/D converter. However, when using the S1C6P366 as a development tool for the S1C63358/63158, control the operating voltage using the VADSEL register according to the control sequence of the model (refer to the "Technical Manual").

## 4.12 Buzzer Output Circuit

## 4.12.1 Configuration of buzzer output circuit

The S1C6P366 is capable of generating buzzer signal to drive a piezo-electric buzzer. The buzzer signal is output from the BZ terminal by software control. Furthermore, the buzzer signal frequency can be set to 2 kHz or 4 kHz with 2 Hz interval by software.

Figure 4.12.1.1 shows the configuration of the buzzer output circuit.




Fig. 4.12.1.1 Configuration of buzzer output circuit

## 4.12.2 Mask option

In the S1C6P366, polarity of the buzzer signal output from the BZ terminal is fixed at negative polarity. The BZ terminal goes to a high (VDD) level when the buzzer signal is not output. Drive a piezo buzzer by externally connecting an PNP transistor.




Fig. 4.12.2.1 Configuration of output circuit

## 4.12.3 Control of buzzer output

The buzzer signal frequency is selected by the buzzer frequency selection register BZFQ. When "1" is written to the BZFQ register, the frequency is set to 2 kHz. When "0" is written, it is set to 4 kHz. This signal is generated by dividing the fosc1.

fosc1	2 kHz	4 kHz
32.768 kHz	fosc1 / 16	fosci /8

The buzzer signal is output from the BZ terminal by writing "1" to the buzzer output control register BZON. The BZ terminal goes to a high (VDD) level by writing "0".



Fig. 4.12.3.1 Timing chart of buzzer signal output

2 Hz intervals can be added to the buzzer signal when "1" is written to the ENON register.




Fig. 4.12.3.2 2 Hz interval

Note: Since it generates a buzzer signal that is out of synchronization with the BZON register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZON register.

## 4.12.4 I/O memory of buzzer output circuit

Table 4.12.4.1 shows the I/O address and the control bits for the buzzer output circuit.

Table 4.12.4.1 Control bits of buzzer output circuit

A ddraga		Reg	ister						0
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	•	ENON	BZFQ	BZON	0 *3	_ *2			Unused
	0				ENON	0	On	Off	2 Hz interval On/Off
FF64H	_		544		BZFQ	0	2 kHz	4 kHz	Buzzer frequency selection
	R	R/W		BZON	0	On	Off	Buzzer output On/Off	

<sup>\*1</sup> Initial value at initial reset

#### ENON: Interval ON/OFF control register (FF64H•D2)

Controls the addition of a 2 Hz interval onto the buzzer signal.

When "1" is written: ON When "0" is written: OFF Reading: Valid

Writing "1" into the ENON causes a 2 Hz ON/OFF interval to be added during buzzer signal output. When "0" has been written, a 2 Hz ON/OFF interval is not added.

At initial reset, this register is set to "0".

#### BZFQ: Buzzer frequency selection register (FF64H•D1)

Selects the buzzer signal frequency.

When "1" is written: 2 kHz When "0" is written: 4 kHz Reading: Valid

When "1" is written to BZFQ, the frequency is set to 2 kHz. When "0" is written, it is set to 4 kHz. At initial reset, this register is set to "0".

#### BZON: Buzzer output control (ON/OFF) register (FF64H•D0)

Controls the buzzer signal output.

When "1" is written: Buzzer output ON When "0" is written: Buzzer output OFF

Reading: Valid

When "1" is written to BZON, the buzzer signal is output from the BZ terminal. When "0" is written, the BZ terminal goes to a high (VDD) level.

At initial reset, this register is set to "0".

## 4.12.5 Programming note

Since it generates a buzzer signal that is out of synchronization with the BZON register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZON register.

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

## 4.13 SVD (Supply Voltage Detection) Circuit

## 4.13.1 Configuration of SVD circuit

The S1C6P366 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. Turning the SVD circuit ON/OFF and the SVD criteria voltage setting can be done with software.

Figure 4.13.1.1 shows the configuration of the SVD circuit.




Fig. 4.13.1.1 Configuration of SVD circuit

#### 4.13.2 SVD operation

The SVD circuit compares the criteria voltage set by software and the supply voltage (VDD-VSS) and sets its results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be set for the 2 types shown in Table 4.13.2.1 by the SVDS3-SVDS0 registers.

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)	SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)
0	1	1	1	Not allowed	1	1	1	1	2.80
0	1	1	0	Not allowed	1	1	1	0	2.70
0	1	0	1	Not allowed	1	1	0	1	Not allowed
0	1	0	0	Not allowed	1	1	0	0	Not allowed
0	0	1	1	Not allowed	1	0	1	1	Not allowed
0	0	1	0	Not allowed	1	0	1	0	Not allowed
0	0	0	1	Not allowed	1	0	0	1	Not allowed
0	0	0	0	Not allowed	1	0	0	0	Not allowed

Table 4.13.2.1 Criteria voltage setting

Be aware that the SVD circuit in the S1C6P366 does not operate properly if the SVDS register is set to 13 or less, the SVD operation cannot be guaranteed since the lower limit of the operating voltage is 2.7 V. When the SVDON register is set to "1", source voltage detection by the SVD circuit is executed. As soon as the SVDON register is reset to "0", the result is loaded to the SVDDT latch and the SVD circuit goes OFF. To obtain a stable detection result, the SVD circuit must be ON for at least  $100~\mu sec$ . So, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1"
- 2. Maintain for 100 µsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

When the SVD circuit is ON, the IC draws a large current, so keep the SVD circuit off unless it is.

## 4.13.3 I/O memory of SVD circuit

Table 4.13.3.1 shows the I/O addresses and the control bits for the SVD circuit.

Table 4.13.3.1 Control bits of SVD circuit

A ddraga		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			SVD criteria voltage setting
FF0.411					SVDS2	0			[SVDS3-0] 0 1 2 3 4 5 6 7
FF04H					SVDS1	0			Voltage(V)     [SVDS3-0] 8 9 10 11 12 13 14 15
		R/	W		SVDS0	0			$\sqrt{\frac{15 \times 105 \times 10^{-10}}{\text{Voltage(V)}}} 2.70 \times 2.80$
	•			O) (DON	0 *3	_ *2			Unused
FFOFU	0	0	SVDDT	SVDON	0 *3	_ *2			Unused
FF05H	R R/W			SVDDT	0	Low	Normal	SVD evaluation data	
				R/W	SVDON	0	On	Off	SVD circuit On/Off

<sup>\*1</sup> Initial value at initial reset

#### SVDS3-SVDS0: SVD criteria voltage setting register (FF04H)

Criteria voltage for SVD is set as shown in Table 4.13.2.1.

At initial reset, this register is set to "0".

## SVDON: SVD control (ON/OFF) register (FF05H•D0)

Turns the SVD circuit ON and OFF.

When "1" is written: SVD circuit ON When "0" is written: SVD circuit OFF

Reading: Valid

When the SVDON register is set to "1", a source voltage detection is executed by the SVD circuit. As soon as SVDON is reset to "0", the result is loaded to the SVDDT latch. To obtain a stable detection result, the SVD circuit must be ON for at least  $100 \, \mu sec$ .

At initial reset, this register is set to "0".

#### SVDDT: SVD data (FF05H•D1)

This is the result of supply voltage detection.

When "0" is read: Supply voltage (VDD-VSS) ≥ Criteria voltage When "1" is read: Supply voltage (VDD-VSS) < Criteria voltage Writing: Invalid

The result of supply voltage detection at time of SVDON is set to "0" can be read from this latch. At initial reset, SVDDT is set to "0".

## 4.13.4 Programming notes

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least  $100 \mu sec.$  So, to obtain the SVD detection result, follow the programming sequence below.
  - 1. Set SVDON to "1"
  - 2. Maintain for 100 µsec minimum
  - 3. Set SVDON to "0"
  - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.
- (3) Be aware that the SVD circuit in the S1C6P366 does not operate properly if the SVDS register is set to 13 or less, the SVD operation cannot be guaranteed since the lower limit of the operating voltage is 2.7 V.

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

## 4.14 Interrupt and HALT

### <Interrupt types>

The S1C6P366 provides the following interrupt functions.

External interrupt: • Input interrupt (3 systems)

Internal interrupt: • Watchdog timer interrupt (NMI, 1 system)
• Programmable timer interrupt (2 systems)

Serial interface interrupt
Timer interrupt
A/D converter interrupt
(2 systems)
(4 systems)
(4 systems)
(1 system)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

The watchdog timer interrupt is an NMI (non-maskable interrupt), therefore, the interrupt is generated regardless of the interrupt flag setting. Also the interrupt mask register is not provided. However, it is possible to not generate NMI since software can stop the watchdog timer operation.

Figure 4.14.1 shows the configuration of the interrupt circuit.

Note: After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set

#### <HALT>

The S1C6P366 has HALT functions that considerably reduce the current consumption when it is not necessary.

The CPU enters HALT status when the HALT instruction is executed.

In HALT status, the operation of the CPU is stopped. However, timers continue counting since the oscillation circuit operates. Reactivating the CPU from HALT status is done by generating a hardware interrupt request including NMI.




Fig. 4.14.1 Configuration of the interrupt circuit

## 4.14.1 Interrupt factor

Table 4.14.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors.

The CPU operation is interrupted when an interrupt factor flag is set to "1" if the following conditions are established.

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is reset to "0" when "1" is written.

At initial reset, the interrupt factor flags are reset to "0".

\* Since the watchdog timer's interrupt is NMI, the interrupt is generated regardless of the setting above, and no interrupt factor flag is provided.

1 0				
Interrupt factor	Interrupt factor flag			
Programmable timer 1 (counter = 0)	IPT1	(FFF2H•D1)		
Programmable timer 0 (counter = 0)	IPT0	(FFF2H•D0)		
Serial interface (8-bit data input/output completion)	ISIF	(FFF3H•D0)		
K00–K03 input (falling edge or rising edge)	IK0	(FFF4H•D0)		
K10–K13 input (falling edge or rising edge)	IK1	(FFF5H•D0)		
K20 input (falling edge or rising edge)	IK2	(FFF5H•D1)		
Clock timer 1 Hz (falling edge)	IT3	(FFF6H•D3)		
Clock timer 2 Hz (falling edge)	IT2	(FFF6H•D2)		
Clock timer 8 Hz (falling edge)	IT1	(FFF6H•D1)		
Clock timer 16 Hz (falling edge)	IT0	(FFF6H•D0)		
A/D converter	IAD	(FFF7H•D0)		

Table 4.14.1.1 Interrupt factors

Note: After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

## 4.14.2 Interrupt mask

The interrupt factor flags can be masked by the corresponding interrupt mask registers.

The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.14.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt	mask register	Interrupt factor flag			
EIPT1	(FFE2H•D1)	IPT1	(FFF2H•D1)		
EIPT0	(FFE2H•D0)	IPT0	(FFF2H•D0)		
EISIF	(FFE3H•D0)	ISIF	(FFF3H•D0)		
EIK0	(FFE4H•D0)	IK0	(FFF4H•D0)		
EIK1	(FFE5H•D0)	IK1	(FFF5H•D0)		
EIK2	(FFE5H•D1)	IK2	(FFF5H•D1)		
EIT3	(FFE6H•D3)	IT3	(FFF6H•D3)		
EIT2	(FFE6H•D2)	IT2	(FFF6H•D2)		
EIT1	(FFE6H•D1)	IT1	(FFF6H•D1)		
EIT0	(FFE6H•D0)	ITO	(FFF6H•D0)		
EIAD	(FFE7H•D0)	IAD	(FFF7H•D0)		

Table 4.14.2.1 Interrupt mask registers and interrupt factor flags

## 4.14.3 Interrupt vector

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- 1 The content of the flag register is evacuated, then the I flag is reset.
- 2 The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- 3 The interrupt request causes the value of the interrupt vector (0100H–010EH) to be set in the program counter.
- 4 The program at the specified address is executed (execution of interrupt processing routine by software).

Table 4.14.3.1 shows the correspondence of interrupt requests and interrupt vectors.

Priority Interrupt vector Interrupt factor 0100H Watchdog timer High 0104H Programmable timer 0106H Serial interface 0108H K00-K03 input 010AH K10-K13 input, K20 input 010CH Clock timer 010EH A/D converter Low

Table 4.14.3.1 Interrupt request and interrupt vectors

 $The four low-order \ bits \ of the \ program \ counter \ are \ indirectly \ addressed \ through \ the \ interrupt \ request.$ 

# 4.14.4 I/O memory of interrupt

Tables 4.14.4.1(a) and (b) show the I/O addresses and the control bits for controlling interrupts.

Table 4.14.4.1(a) Control bits of interrupt (1)

	Pasistar										
Address			ister	- D0	Name Init *1 4 2				Comment		
	D3	D2	D1	D0	Name	Init *1	1 Enable	0 Disable	L		
	SIK03	SIK02	SIK01	SIK00	SIK03 SIK02	0	Enable Enable	Disable Disable			
FF20H					SIK02 SIK01	0		Disable		K00-K03 interrupt selection register	
		R/	W			-	Enable				
				1	SIK00	0	Enable	Disable	님		
	KCP03	KCP02	KCP01	KCP00	KCP03 KCP02	1 1					
FF22H					KCP02	1	] -	Ţ.		K00-K03 input comparison register	
		R/	W		KCP01		-	<u> </u>			
			ı			0		Disable	님		
	SIK13	SIK12	SIK11	SIK10	SIK13	0	Enable	Disable			
FF24H					SIK12	-	Enable	Disable		K10-K13 interrupt selection register	
		R/	W		SIK11	0	Enable	Disable			
					SIK10 KCP13	1	Enable	Disable	님		
	KCP13	KCP12	KCP11	KCP10			💺	<u> </u>			
FF26H					KCP12	1	]	Ţ		K10-K13 input comparison register	
		R/	w		KCP11	1 1	📩	<u> </u>			
		1			KCP10 0 *3	_ *2	<u>+</u>				
	0	0	0	SIK20	0 *3	- *2 - *2			1	fnused	
FF28H					0 *3	- *2 - *2				Inused	
	R			R/W			Fnabla	Disable	_	Unused K20 interpret colories register	
					SIK20 0 *3	0 -*2	Enable	Disable	-	20 interrupt selection register	
	0	0	0	KCP20	0 *3	- *2 - *2				Inused	
FF2AH					0 *3	_ *2 _ *2			1	Inused	
	R			R/W	KCP20	1	-	<b>-</b> -	1		
		ı	г		0 *3	_ *2	7_	J	_	20 input comparison register	
	0	0	EIPT1	EIPT0	0 *3	- *2 - *2			1	fnused fnused	
FFE2H					EIPT1	0	Enable	Mask			
	l i	3	R/	W	EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 1) Interrupt mask register (Programmable timer 0)		
					0 *3	_ *2	Lilable	IVIASK	-	Inused	
	0	0	0	EISIF	0 *3	- *2 - *2			-	Inused	
FFE3H					0 *3	_ *2				Inused	
	R			R/W	EISIF	0	Enable	Mask			
					0 *3	_ *2	LIIADIE	ividSK	-	nterrupt mask register (Serial I/F)	
	0	0	0	EIK0	0 *3	_ *2				Inused	
FFE4H					0 *3	_ *2			_	Inused	
	R R/W			R/W	EIK0	0	Enable	Mask	-	nterrupt mask register (K00–K03)	
					0 *3	_ *2	Litable	IVIUON	-	Inused	
	0	0	EIK2	EIK1	0 *3	_ *2				Inused	
FFE5H				<u> </u>	EIK2	0	Enable	Mask	1	nterrupt mask register (K20)	
	R R/W			EIK1	0	Enable	Mask		nterrupt mask register (K20)		
					EIT3	0	Enable	Mask	-	nterrupt mask register (Clock timer 1 Hz)	
	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	1	nterrupt mask register (Clock timer 1 Hz)	
FFE6H		l	l	<u> </u>	EIT1	0	Enable	Mask	1	nterrupt mask register (Clock timer 2 Hz)	
		R	W		EIT0	0	Enable	Mask	1	nterrupt mask register (Clock timer 16 Hz)	
				l	0 *3	- *2	LIIGDIC	IVIGOR	_	Inused	
	0	0	0	EIAD	0 *3	_ *2				Inused	
FFE7H		I			0 *3	_ *2				Inused	
		R		R/W	EIAD	0	Enable	Mask		nterrupt mask register (A/D converter)	
					ואט	U	Lilable	IVIGOR	111	norrupt mask register (A/D converter)	

<sup>\*1</sup> Initial value at initial reset

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

Table 4.14.4.1(b) Control bits of interrupt (2)

	Reg	ister						Comment
D3	D2	D1	D0	Name	Init *1	1	0	Confinent
_		IDT4	IDTO	0 *3	_ *2	(R)	(R)	Unused
0	0	IP11	IPIO	0 *3	- *2	Yes	No	Unused
				IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
ŀ	۲	H/	VV	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
_			1015	0 *3	- *2	(R)	(R)	Unused
0	0	0	ISIF	0 *3	_ *2	Yes	No	Unused
				0 *3	_ *2	(W)	(W)	Unused
	К		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)
_			11/0	0 *3	_ *2	(R)	(R)	Unused
0	0	0	IKU	0 *3	_ *2	Yes	No	Unused
			R/W	0 *3	- *2	(W)	(W)	Unused
	К			IK0	0	Reset	Invalid	Interrupt factor flag (K00–K03)
0		11/0	11/4	0 *3	_ *2	(R)	(R)	Unused
U	U	IK2	IKI	0 *3	- *2	Yes	No	Unused
	,		ΛΛ/	IK2	0	(W)	(W)	Interrupt factor flag (K20)
r	1	H/	VV	IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)
ITO	ITO	IT4	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
113	112	1111	110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
	D.	0.07		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
	H/	VV		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 16 Hz)
0	_	0	IAD	0 *3	_ *2	(R)	(R)	Unused
U	U	U	IAD	0 *3	_ *2	Yes	No	Unused
	В		DAM	0 *3	- *2	(W)	(W)	Unused
	ĸ		H/VV	IAD	0	Reset	Invalid	Interrupt factor flag (A/D converter)
	0 F	D3 D2 0 0 R 0 0 R 0 0 R 0 0 R 0 0 R 173 IT2	0 0 IPT1  R R  0 0 0 0  R  0 0 0 0  R  0 0 IK2  R R  IT3 IT2 IT1  RW  0 0 0 0	D3         D2         D1         D0           0         0         IPT1         IPT0           R         R/W           0         0         0         ISIF           R         R/W           0         0         IK0           R         R/W           0         0         IK2         IK1           R         R/W           IT3         IT2         IT1         IT0           R/W         0         0         IAD	D3         D2         D1         D0         Name           0         0         IPT1         IPT0         0 *3           0         0         IPT1         IPT0         1PT1           0         0         0         ISIF         0 *3           0         0         0         ISIF         0 *3           0         0         0         IK0         0 *3           0         0         IK0         0 *3         1K0           0         0         IK2         IK1         0 *3           0         0         IK2         IK1         0 *3           1T3         IT2         IT1         IT0         IT3           IT1         IT0         IT2         IT1         IT0           0         0         0         IAD         0 *3           0         0         IAD         0 *3           0         0         0         IAD         0 *3	D3         D2         D1         D0         Name         Init *I           0         0         IPT1         IPT0         0 *3 -*2         -*2           0         R         R/W         IPT1   PT0   O         0           0         0         0         ISIF   0 *3   -*2         -*2           0         0         0         ISIF   0 *3   -*2         -*2           0         0         0         IKO   0 *3   -*2         -*2           0         0         0         IKO   0 *3   -*2         -*2           0         0         IK2   IK1   0 *3   -*2         -*2           0         0         IK2   IK1   0 *3   -*2         -*2           1T3   IT2   IT1   IT0   IT3   0         0         IT1   IT0   IT2   0           0         0         0         IAD   0 *3   -*2           0         0         0         IAD   0 *3   -*2	D3         D2         D1         D0         Name of Name o	D3

<sup>\*1</sup> Initial value at initial reset

EIPT1, EIPT0: Interrupt mask registers (FFE2H•D1, D0) IPT1, IPT0: Interrupt factor flags (FFF2H•D1, D0) Refer to Section 4.9, "Programmable Timer".

EISIF: Interrupt mask register (FFE3H•D0)
ISIF: Interrupt factor flag (FFF3H•D0)
Refer to Section 4.10, "Serial Interface".

KCP03-KCP00, KCP13-KCP10, KCP20: Input comparison registers (FF22H, FF26H, FF2AH•D0) SIK03-SIK00, SIK13-SIK10, SIK20: Interrupt selection registers (FF20H, FF24H, FF28H•D0) EIK0, EIK1, EIK2: Interrupt mask registers (FFE4H•D0, FFE5H•D1)

IK0, IK1, IK2: Interrupt factor flags (FFF4H•D0, FFF5H•D1)

Refer to Section 4.4, "Input Ports".

EIT3-EIT0: Interrupt mask registers (FFE6H)
IT3-IT0: Interrupt factor flags (FFF6H)

Refer to Section 4.8, "Clock Timer".

EIAD: Interrupt mask register (FFE7H•D0)

IAD: Interrupt factor flag (FFF7H•D0)

Refer to Section 4.11, "A/D Converter".

<sup>\*2</sup> Not set in the circuit

<sup>\*3</sup> Constantly "0" when being read

#### 4.14.5 Programming notes

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

# CHAPTER 5 PROM PROGRAMMING AND OPERATING MODE

The S1C6P366 has built-in Flash EEPROMs as the code PROM and the segment option PROM that allow the developer to program the PROM data using the exclusive PROM writer (Universal ROM Writer II (S5U1C88000W1)). This chapter explains the PROM programmer that controls data writing and the writing mode.

## 5.1 Configuration of PROM Programmer

The configuration of the PROM programmer is shown in Figure 5.1.1.




Fig. 5.1.1 Configuration of PROM programmer

The PROM programmer supports the following two writing modes.

- 1) Serial Programming
- 2) Parallel Programming

Serial programming mode uses the serial communication ports of the PROM writer and S1C6P366 to write data. This mode enables on-board programming by designing the target board with a serial writing function. In parallel programming mode, the on-chip PROM can be directly programmed using the exclusive PROM writer with the adaptor socket installed. Refer to Section 5.2, "Operating Mode", for each programming method.

#### **Terminals**

The S1C6P366 provides the following terminals for programming the Flash EEPROM.

SPRG: Flash programming control terminal (pull-up resistor built-in)

When set to High ..... Normal operation mode (The CPU executes the program in the Flash EEPROM.)

When set to Low ...... Programming mode (for writing data to the Flash EEPROM)


SCLK: Serial transfer clock input/output terminal for Serial Programming (pull-up resistor built-in)


RXD: Serial data input terminal for Serial Programming (pull-up resistor built-in)

TXD: Serial data output terminal for Serial Programming

CLKIN: PROM programmer clock input terminal (1 MHz; pull-up resistor built-in)

The five terminals above are provided exclusively for the Flash EEPROM. The S1C63358 and S1C63158 do not have these terminals.








Fig. 5.1.2 Terminal specifications

## 5.2 Operating Mode

Three operating modes are available in the S1C6P366: one is for normal operation and the others are for programming.

The operating mode is decided by the terminal setting at power-on or initial reset.

When the SPRG terminal is set to Low, the S1C6P366 enters serial programming mode. To operate the S1C6P366 in normal operation mode (to execute the instruction written to the Flash EEPROM after programming), the SPRG terminal should be set to High or open.

The parallel programming including the mode switching and terminal settings is controlled by the exclusive PROM writer.

Table 5.2.1 lists the operating modes.

Table 5.2.1 Mode setting by SPRG terminal

Operating mode	SPRG terminal
Normal mode	High or open
Serial programming mode	Set by PROM writer
Parallel programming mode	Set by PROM writer

## 5.2.1 Normal operation mode

In this mode, the S1C63000 core CPU and the peripheral circuits operate by the instructions programmed in the Flash EEPROM. Note that inspection data is written to the PROM at shipment.

In normal operation mode, set the terminals for programming the Flash EEPROM as shown in Table 5.2.1.1. The board must be designed so that the terminal settings cannot be changed while the IC is operating.

Table 5.2.1.1 Terminal settings in normal operation mode

When the  $\overline{SPRG}$  terminal is set to Low, the S1C6P366 starts operating in serial programming mode after power-on or an initial reset.

Be sure not to change the  $\overline{SPRG}$  terminal status during normal operation, because the operating mode may change according to the terminal status.

## 5.2.2 Serial programming mode

Serial programming mode writes data to the Flash EEPROM using a serial communication between the exclusive PROM writer (Universal ROM Writer II) and the S1C6P366. By providing a serial communication port on the target board, the S1C6P366 on the board can be programmed (on-board writing).

Table 5.2.2.1 Terminal settings in serial programming mode

Terminal	Setting
SPRG	Connected to PROM writer
SCLK	Connected to PROM writer
RXD	Connected to PROM writer
TXD	Connected to PROM writer
CLKIN	Connected to PROM writer

The serial programming is performed using the 1 MHz clock supplied from the PROM writer to the CLKIN terminal. Take noise measure into consideration so that noise does not affect the clock line input to the CLKIN terminal when designing the target board.

## 5.2.3 Parallel programming mode

The parallel programming can be performed by installing the S1C6P366 to the exclusive PROM writer via the adaptor socket. In this mode, it is not necessary to set up the programming terminals since it is controlled by the exclusive PROM writer. When using a chip, perform on-board programming in serial programming mode.

# CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS

This chapter explains the differences in functions (except for the Flash EEPROM block) between the S1C6P366 and the mask ROM models (S1C63358 and S1C63158).

## 6.1 Differences from S1C63358

## 6.1.1 Terminal configuration

The S1C6P366 uses the same package (QFP15-100pin) as the S1C63358. Since the terminals for the PROM programmer added to the S1C6P366 are assigned to the unused terminals of the S1C63358, the terminal assignment is compatible with the S1C63358.

Table 6.1.1.1 Terminal assignment (QFP15-100pin)

No.	Pin n	ame	No.	Pin r	name	No.	Pin r	name	No.	Pin name	
INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358	INO.	S1C6P366	S1C63358
1	SEG7	SEG7	26	CLKIN	N.C.	51	SCLK	N.C.	76	R13	R13
2	SEG8	SEG8	27	SPRG	N.C.	52	P43	P43	77	R12	R12
3	SEG9	SEG9	28	COM0	COM0	53	P42	P42	78	R11	R11
4	SEG10	SEG10	29	COM1	COM1	54	P41	P41	79	R10	R10
5	SEG11	SEG11	30	COM2	COM2	55	P40	P40	80	R03	R03
6	SEG12	SEG12	31	COM3	COM3	56	P33	P33	81	R02	R02
7	SEG13	SEG13	32	CB	CB	57	P32	P32	82	R01	R01
8	SEG14	SEG14	33	CA	CA	58	P31	P31	83	R00	R00
9	SEG15	SEG15	34	Vc3	Vc3	59	P30	P30	84	BZ	BZ
10	SEG16	SEG16	35	Vc2	VC2	60	P23	P23	85	K00	K00
11	SEG17	SEG17	36	Vc1	Vc1	61	P22	P22	86	K01	K01
12	SEG18	SEG18	37	Vss	Vss	62	P21	P21	87	K02	K02
13	SEG19	SEG19	38	OSC1	OSC1	63	P20	P20	88	K03	K03
14	SEG20	SEG20	39	OSC2	OSC2	64	P13	P13	89	K10	K10
15	SEG21	SEG21	40	VD1	V <sub>D1</sub>	65	P12	P12	90	K11	K11
16	SEG22	SEG22	41	OSC3	OSC3	66	P11	P11	91	K12	K12
17	SEG23	SEG23	42	OSC4	OSC4	67	P10	P10	92	K13	K13
18	SEG24	SEG24	43	$V_{\mathrm{DD}}$	$V_{\mathrm{DD}}$	68	P03	P03	93	K20	K20
19	SEG25	SEG25	44	RESET	RESET	69	P02	P02	94	SEG0	SEG0
20	SEG26	SEG26	45	TEST	TEST	70	P01	P01	95	SEG1	SEG1
21	SEG27	SEG27	46	AVREF	AVREF	71	P00	P00	96	SEG2	SEG2
22	SEG28	SEG28	47	$AV_{DD}$	AVdd	72	R23	R23	97	SEG3	SEG3
23	SEG29	SEG29	48	AVss	AVss	73	R22	R22	98	SEG4	SEG4
24	SEG30	SEG30	49	RXD	N.C.	74	R21	R21	99	SEG5	SEG5
25	SEG31	SEG31	50	TXD	N.C.	75	R20	R20	100	SEG6	SEG6

N.C.: No Connection

## 6.1.2 Mask option

The S1C6P366 cannot specify the S1C63358 mask options individually. The following option combination is provided for the S1C6P366.

Note: Recommended LCD segment option data is include in the S5U1C6P366Y1 package. Modifying the LCD segment option is done at the user's own risk.

For the LCD segment specifications, both the segment allocation and the output specification can be selected similarly to the S1C63358. Create segment option data using the segment option generator SOG63358 and write it to the segment option PROM in the S1C6P366. The selected option specifications are automatically set to each segment terminal.

Table 6.1.2.1 Combination of mask options

Mask option		S1C6P366E (Type E)	S1C6P366F (Type F)
OSC1 oscillation circuit		Crystal (32.768 kHz)	Crystal (32.768 kHz)
OSC3 oscillation circuit		Ceramic	CR
Multiple key reset combination		Not used	Not used
Multiple key reset time authorize		Not used	Not used
Input port pull-up resistors	K00	With pull-up resistor	With pull-up resistor
	K01	With pull-up resistor	With pull-up resistor
	K02	With pull-up resistor	With pull-up resistor
	K03	With pull-up resistor	With pull-up resistor
	K10	With pull-up resistor	With pull-up resistor
	K11	With pull-up resistor	With pull-up resistor
	K12	With pull-up resistor	With pull-up resistor
	K13	With pull-up resistor	With pull-up resistor
	K20	With pull-up resistor	With pull-up resistor
Output port output specifications	R10-R13	Complementary output	Complementary output
	R20-R23	Complementary output	Complementary output
I/O port output specifications	P10-P13	Complementary output	Complementary output
	P20	Complementary output	Complementary output
	P21	Complementary output	Complementary output
	P22	Complementary output	Complementary output
	P23	Complementary output	Complementary output
	P30	Complementary output	Complementary output
	P31	Complementary output	Complementary output
	P32	Complementary output	Complementary output
	P33	Complementary output	Complementary output
	P40	Complementary output	Complementary output
	P41	Complementary output	Complementary output
	P42	Complementary output	Complementary output
	P43	Complementary output	Complementary output
I/O port pull-up resistors	P10-P13	With pull-up resistor	With pull-up resistor
	P20	With pull-up resistor	With pull-up resistor
	P21	With pull-up resistor	With pull-up resistor
	P22	With pull-up resistor	With pull-up resistor
	P23	With pull-up resistor	With pull-up resistor
	P30	With pull-up resistor	With pull-up resistor
	P31	With pull-up resistor	With pull-up resistor
	P32	With pull-up resistor	With pull-up resistor
	P33	With pull-up resistor	With pull-up resistor
	P40	No pull-up resistor	No pull-up resistor
	P41	No pull-up resistor	No pull-up resistor
	P42	No pull-up resistor	No pull-up resistor
	P43	No pull-up resistor	No pull-up resistor
LCD drive bias		1/3 bias (internal)	1/3 bias (internal)
Serial interface signal polarity		Negative polarity	Negative polarity
Buzzer output specification		Negative polarity	Negative polarity

#### 6.1.3 Power supply

#### Supply voltage range

S1C6P366: 2.7 V to 5.5 V S1C63358: 0.9 V to 3.6 V

The S1C6P366 cannot operate with a less than 2.7 V supply voltage. Note that this difference affects the electrical characteristics.

#### Operating mode of oscillation system voltage regulator and internal operating voltage

The oscillation system voltage regulator in the S1C63358 can operate in Vc2 mode (uses the Vc2 voltage generated by the LCD system voltage circuit) when the supply voltage is within the range of 0.9 V to 1.4 V. When the supply voltage is within the range of 1.4 V to 3.6 V, the oscillation system voltage regulator can operate in normal mode (uses the Vdd supply voltage). Therefore, the operating mode of the S1C63358 needs to be switched according to the supply voltage using the VdsEL register (FF01H•D2). Since the S1C6P366 does not operate with less than 2.7 V supply voltage, this switching is not necessary. Although the VdsEL register is provided for developing the S1C63358 application, the register value does not affect the operating mode (fixed at normal mode).

The oscillation system voltage regulator generates the VD1 voltage for driving the oscillation circuit. The S1C63358 uses VD1 as the operating voltage of the internal logic circuits (CPU, PROM, RAM and peripheral digital circuits) as well. The VD1 voltage level must be switched using the VDC register (FF00H • D0) according to the oscillation circuit used and the supply voltage.

In the S1C6P366, this switching is not necessary because the VD1 voltage level is fixed at 2.05 V. Furthermore, the VD1 voltage is used only for the OSC1 oscillation circuit, and the OSC3 oscillation circuit and other internal logic circuits operate with VDD as the source voltage. The VDC register value does not affect the VD1 voltage level (it does however, affect switching of the CPU clock). Table 6.1.3.1 shows the operating mode of the oscillation system voltage regulator and the VD1 voltage value, and Table 6.1.3.2 shows the I/O map of the control registers.

Table 6.1.3.1 Operating mode of oscillation system voltage regulator and VD1

#### S1C63358

Power supply	Operating	V <sub>D1</sub> (V)	Supply voltage VDD (V)						
circuit	condition	VDI (V)	0.9-1.4	1.4-2.3	2.3-3.6	3.6-5.5			
Oscillation system	OSC1	1.35	Vc2 mode	Normal mode		Not allowed			
voltage regulator	OSC3, 4 MHz	2.25	Not al	lowed	Normal mode	Not allowed			

#### S1C6P366

Power supply	Operating	V <sub>D1</sub> (V)	Supply voltage VDD (V)						
circuit	condition	VDI (V)	0.9-1.4	1.4-2.7	2.7-3.6	3.6-5.5			
Oscillation system	OSC1	2.05	Not al	lowed	Norma	l mode			
voltage regulator	OSC3, 4 MHz	Vdd	Not al	l mode					

#### S1C63358

Table 6.1.3.2 I/O memory map

A -l -l		Register							0		
Address	D3	D2	D1 D0		Name	Init	1	0	Comment		
	01.1401.10	0000	•		CLKCHG	0	OSC3	OSC1	CPU clock switch		
	CLKCHG	OSCC	0	VDC	OSCC	0	On	Off	OSC3 oscillation On/Off		
FF00H			_	_	_	DAN	0	-			Unused
	R/	w	R	R/W	VDC	0	2.25 V	1.35 V	CPU operating voltage switch (1.35 V: OSC1, 2.25 V: OSC3)		
	\/AB0E!	VDOEL	•	•	VADSEL	0	Vc2	VDD	Power source selection for A/D converter		
FF0411	VADSEL	VDSEL	0	0	VDSEL	0	Vc2	VDD	Power supply selection for oscillation system voltage regulator		
FF01H					0	-			Unused		
	R/	vv	ŀ	7	0	-			Unused		

#### S1C6P366

Address	Register							Comment	
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	01.101.10	0000	•		CLKCHG	0	OSC3	OSC1	CPU clock switch
	CLKCHG	OSCC	0	VDC	OSCC	0	On	Off	OSC3 oscillation On/Off
FF00H					0	-			Unused
	R/	w	R	R/W	VDC	0	(OSC3)	(OSC1)	(Operating voltage switch, CPU clock switch)
	\/AB0E!	VDOEL	•	DDON	VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)
	VADSEL	VDSEL	0	DBON	VDSEL	0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)
FFUIH	FF01H		_		0	-			Unused
	R/	VV	R	R/W	DBON	0	1	0	General-purpose register

#### LCD drive voltage (Vc1-Vc3)

The LCD system voltage circuit generates VC2 with the voltage regulator built-in, and generates two other voltages by boosting or reducing the voltage VC2. (VC1 =  $1/2 \cdot VC2$ , VC3 =  $3/2 \cdot VC2$ ).

Furthermore, the LCD drive bias option is fixed at 1/3 bias in the S1C6P366. Therefore, the 1/2 bias (VC2 = VC1, VC3 =  $2 \cdot \text{VC1}$ ) drive allowed in the S1C63358 cannot be evaluated.

#### Operating mode of A/D converter power supply

The A/D converter in the S1C63358 can operate in Vc2 mode (uses the Vc2 voltage generated by the LCD system voltage circuit) when the supply voltage is within the range of 0.9 V to 1.6 V. When the supply voltage is within the range of 1.6 V to 3.6 V, the A/D converter can operate in normal mode (uses the VDD supply voltage). Therefore, the operating mode of the S1C63358 needs to be switched according to the supply voltage using the VADSEL register (FF01H • D3). Since the S1C6P366 does not operate with a less than 2.7 V supply voltage, this switching is not necessary. Although the VADSEL register is provided for developing the S1C63358 application, the register value does not affect the operating mode (fixed at normal mode).

Table 6.1.3.3 shows the operating mode of the A/D converter power supply, and Table 6.1.3.4 shows the I/O map of the control registers.

Table 6.1.3.3 Operating mode of A/D converter power supply

#### S1C63358

0.00000			
Circuit	Sup	ply voltage VDE	) (V)
Circuit	0.9-1.6	1.6–3.6	3.6-5.5
A/D converter	Vc2 mode	Normal mode	Not allowed

#### S1C6P366

0.00.00			
Circuit	Sup	ply voltage VDD	) (V)
Circuit	0.9–2.7	2.7-3.6	3.6-5.5
A/D converter	Not allowed	Norma	l mode

#### S1C63358

Table 6.1.3.4 I/O memory map

Address	Register						Comment		
Address	D3	D2	D1 D0		Name	Init	1	0	Comment
	\/AB0EI	VDOEL	251	١ ٨	VADSEL	0	Vc2	VDD	Power source selection for A/D converter
	VADSEL	VDSEL	0		VDSEL	0	Vc2	VDD	Power supply selection for oscillation system voltage regulator
FF01H				0	-			Unused	
	R/	W		R		_			Unused

#### S1C6P366

Address		Reg	ister						Commont
Address	D3	D2	D1	D0	Name	Init	1	1 0 Comment	
	V42051 V2051		•		VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)
	VADSEL	VDSEL	0	DBON	VDSEL	0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)
FFUIH	FF01H		_	R/W	0	-			Unused
	R/	W	R		DBON	0	1	0	General-purpose register

#### 6.1.4 Initial reset

When the power is turned on, the reset terminal must be set at Low level until the supply voltage rises to the Vsr level.




Fig. 6.1.4.1 Initial reset at power-on

The Vsr voltage level is different:

S1C63358: Vsr = 1.4 VS1C6P366: Vsr = 2.7 V

Furthermore, S1C6P366 uses the initial reset signal as a trigger for setting either the normal operation mode or the programming mode. Therefore, design the reset input circuit so that the IC will be reset for sure. Initial resetting during operation is the same as the S1C63358.

When resetting the IC in the normal operation mode, make sure to fix the SPRG terminal at High level or leave open.

#### 6.1.5 PROM, RAM

The S1C6P366 employs a Flash EEPROM for the internal PROM. The Flash EEPROM can be rewritten up to 100 times. Rewriting data is done at the user's own risk.

Table 6.1.5.1 lists the code PROM and RAM sizes of the S1C6P366 and the S1C63358.

	,	=
Memory	S1C6P366	S1C63358
Code PROM	$16,384 \times 13 \text{ bits}$	$8,192 \times 13 \text{ bits}$
Data RAM	$2,048 \times 4 \text{ bits}$	$512 \times 4 \text{ bits}$

Table 6.1.5.1 Memory size

When developing an application for the S1C63358, pay attention to the memory size.

## 6.1.6 I/O memory

The DBON register (FF01H  $\bullet$  D0) exists in the I/O memory of the S1C6P366 in order to develop an S1C63158 application. This register does not exist in the S1C63358. In the S1C63P336, this register functions as a general-purpose register.

#### 6.1.7 Oscillation circuit

In the S1C6P366, only crystal oscillation is available for the OSC1 oscillation circuit and either ceramic or CR oscillation is available for the OSC3 oscillation circuit. The OSC1 CR oscillator option allowed in the S1C63358 cannot be selected.

Furthermore, pay attention to the difference on the oscillation start time according to the supply voltage. Be sure to have enough margin especially for stabilizing the OSC3 oscillation when controlling the peripheral circuit that uses the OSC3 clock.

#### 6.1.8 SVD circuit

The S1C6P366 has a built-in SVD (supply voltage detection) circuit the same as the S1C63358. However, the detection levels are different from those of the S1C63358. Furthermore, there is a great restriction on the operable detection levels in the S1C6P366.

Table 6.1.8.1 Detection levels of SVD circuit

Detection	5	31C6335	8	S1C6P366			
level	Min.	Тур.	Max.	Min.	Тур.	Max.	
SVDS3-0 = "0"	0.95	1.05	1.15				
SVDS3-0 = "1"	1.02	1.10	1.18				
SVDS3-0 = "2"	1.07	1.15	1.23				
SVDS3-0 = "3"	1.12	1.20	1.28				
SVDS3-0 = "4"	1.16	1.25	1.34				
SVDS3-0 = "5"	1.21	1.30	1.39				
SVDS3-0 = "6"	1.30	1.40	1.50	N	lot allowe	ed	
SVDS3-0 = "7"	1.49	1.60	1.71				
SVDS3-0 = "8"	1.81	1.95	2.09				
SVDS3-0 = "9"	1.86	2.00	2.14				
SVDS3-0 = "10"	1.91	2.05	2.19				
SVDS3-0 = "11"	1.95	2.10	2.25				
SVDS3-0 = "12"	2.05	2.20	2.35				
SVDS3-0 = "13"	2.14	2.30	2.46				
SVDS3-0 = "14"	2.33	2.50	2.68	2.50	2.70	2.90	
SVDS3-0 = "15"	2.42	2.60	2.78	2.60	2.80	3.00	

Be aware that the SVD circuit in the S1C6P366 does not operate properly if the SVDS register is set to 13 or less.

## 6.2 Differences from S1C63158

## 6.2.1 Terminal configuration

24

25

SEG30

SEG31

49

50

RXD

TXD

The design of the S1C6P366 is based on the S1C63358, therefore the terminal configuration and assignment are different from those of the S1C63158 (e.g., the S1C6P366 has LCD driver output terminals that do not exist in the S1C63158). Furthermore, PROM programming terminals are added to the S1C6P366.

S1C6P366 S1C63158 S1C6P366 S1C63158 S1C6P366 S1C63158 S1C6P366 S1C63158 No. Pin name SEG7 26 **CLKIN** 51 SCLK -(\*1)76 R13 30 R13 -(\*1)2 SEG8 27 **SPRG** 52 P43 14 P43 77 R12 31 R12 -(\*1)53 15 32 3 SEG9 28 COM<sub>0</sub> P42 P42 78 R11 R11 4 SEG10 29 COM1 54 P41 16 P41 79 R10 33 R10 5 SEG11 30 COM2 55 P40 17 P40 80 R03 34 R03 COM3 35 6 SEG12 31 56 P33 81 R02 R02 7 SEG13 32 CB 11 CB 57 P32 82 R01 37 R01 38 8 SEG14 33 CA 12 CA 58 P31 83 R00 R00 SEG15 34 Vc<sub>3</sub>59 P30 84 BZ39 BZ. 13 V<sub>C2</sub> 18 P23 10 SEG16 35  $Vc_2$ 60 P23 85 K00 40 K00 11 SEG17 36 Vc161 P22 19 P22 86 K01 41 K01 1 12 SEG18 37 Vss Vss 62 P21 20 P21 87 K02 42 K02 13 SEG19 38 OSC1 2 OSC1 63 P20 21 P20 88 K03 43 K03 OSC2 3 22 44 14 39 OSC2 64 P13 P13 89 K10 SEG20 K10 P12 45 15 SEG21 40  $V_{D1}$ 4  $V_{D1}$ 65 23 P12 90 K11 K11 41 OSC3 P11 5 OSC3 24 91 K12 46 16 SEG22 66 P11 K12 17 SEG23 42 OSC4 6 OSC4 67 P10 25 P10 92 K13 47 K13 18 SEG24 43  $V_{DD}$ 7  $V_{DD}$ 68 P03 26 P03 93 K20 48 K20 19 SEG25 44 RESET 8 RESET 69 P02 27 P02 94 SEG0 20 SEG26 45 **TEST** 9 **TEST** 70 P01 28 P01 95 SEG1 21 SEG27 46 AVREF 10 VREF 71 P00 29 P00 96 SEG2 SEG3 22 47 72 97 SEG28 AVDDR23 23 SEG29 48 AVss 73 R22 98 SEG4 \_

Table 6.2.1.1 Terminal assignment comparison list (S1C63158: QFP12-48pin)

\*1: Pin for serial programming

SEG5

SEG6

99

100

*Table 6.2.1.2 Terminal assignment comparison list (S1C63158: QFP13-64pin)* 

74

75

R21

R20

-(\*1)

-(\*1)

S	1C6P366	_	1C63158	S	1C6P366	_	1C63158		1C6P366	S	1C63158		1C6P366	S	1C63158
No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	SEG7	_	_	26	CLKIN	-	-(*1)	51	SCLK	_	- (*1)	76	R13	41	R13
2	SEG8	-	_	27	SPRG	-	-(*1)	52	P43	17	P43	77	R12	42	R12
3	SEG9	-	_	28	COM0	-	_	53	P42	18	P42	78	R11	43	R11
4	SEG10	-	_	29	COM1	-	_	54	P41	19	P41	79	R10	44	R10
5	SEG11	-	_	30	COM2	-	_	55	P40	20	P40	80	R03	45	R03
6	SEG12	-	_	31	COM3	-	_	56	P33	21	P33	81	R02	46	R02
7	SEG13	-	_	32	CB	13	CB	57	P32	22	P32	82	R01	52	R01
8	SEG14	-	_	33	CA	14	CA	58	P31	23	P31	83	R00	53	R00
9	SEG15	-	_	34	Vc3	-	_	59	P30	24	P30	84	BZ	54	BZ
10	SEG16	-	_	35	$V_{C2}$	15	VC2	60	P23	25	P23	85	K00	55	K00
11	SEG17	-	=	36	Vc1	-	=	61	P22	26	P22	86	K01	56	K01
12	SEG18	-	=	37	Vss	1	Vss	62	P21	27	P21	87	K02	57	K02
13	SEG19	-	=	38	OSC1	2	OSC1	63	P20	28	P20	88	K03	58	K03
14	SEG20	-	=	39	OSC2	3	OSC2	64	P13	29	P13	89	K10	59	K10
15	SEG21	-	_	40	$V_{D1}$	4	$V_{D1}$	65	P12	30	P12	90	K11	60	K11
16	SEG22	-	_	41	OSC3	5	OSC3	66	P11	31	P11	91	K12	61	K12
17	SEG23	-	_	42	OSC4	6	OSC4	67	P10	32	P10	92	K13	62	K13
18	SEG24	-	_	43	$V_{DD}$	7	$V_{\mathrm{DD}}$	68	P03	33	P03	93	K20	63	K20
19	SEG25	-	_	44	RESET	8	RESET	69	P02	34	P02	94	SEG0	-	-
20	SEG26	-	_	45	TEST	9	TEST	70	P01	35	P01	95	SEG1	-	-
21	SEG27	-	_	46	AVREF	12	Vref	71	P00	36	P00	96	SEG2	-	-
22	SEG28	-	-	47	$AV_{DD}$	10	AVdd	72	R23	37	R23	97	SEG3	-	-
23	SEG29	-	-	48	AVss	11	AVss	73	R22	38	R22	98	SEG4	-	-
24	SEG30	-	-	49	RXD	-	-(*1)	74	R21	39	R21	99	SEG5	-	-
25	SEG31	_	-	50	TXD	_	-(*1)	75	R20	40	R20	100	SEG6	-	_

\*1 : Pin for serial programming

Table 6.2.1.3 Pad assignment comparison list

S	1C6P366	S	1C63158	S	1C6P366	S	1C63158	S	1C6P366	S	1C63158	S	1C6P366	S	1C63158
No.	Pad name	No.	Pad name												
79	P43	1	P43	2	R12	26	R12	27	SEG7	_		53	SPRG	_	- (*1)
80	P42	2	P42	3	R11	27	R11	28	SEG8	-	_	54	COM0	-	=
81	P41	3	P41	4	R10	28	R10	29	SEG9	_	-	55	COM1	-	-
82	P40	4	P40	5	R03	29	R03	30	SEG10	-	_	56	COM2	-	_
83	P33	5	P33	6	R02	30	R02	31	SEG11	-	_	57	COM3	-	_
84	P32	6	P32	7	R01	31	R01	32	SEG12	_	-	58	CB	55	CB
85	P31	7	P31	8	R00	32	R00	33	SEG13	-	_	59	CA	56	CA
86	P30	8	P30	9	BZ	33	BZ	34	SEG14	-	_	60	Vc3	-	_
87	P23	9	P23	10	K00	34	K00	35	SEG15	_	-	61	Vc2	57	Vc2
88	P22	10	P22	11	K01	35	K01	36	SEG16	_	-	62	Vcı	-	-
89	P21	11	P21	12	K02	36	K02	37	SEG17	-	_	63	Vss	43	Vss
90	P20	12	P20	13	K03	37	K03	38	SEG18	_	-	64	OSC1	44	OSC1
91	P13	13	P13	14	K10	38	K10	39	SEG19	-	_	65	OSC2	45	OSC2
92	P12	14	P12	15	K11	39	K11	40	SEG20	-	_	66	VD1	46	VD1
93	P11	15	P11	16	K12	40	K12	41	SEG21	_	-	67	OSC3	47	OSC3
94	P10	16	P10	17	K13	41	K13	42	SEG22	-	_	68	OSC4	48	OSC4
95	P03	17	P03	18	K20	42	K20	43	SEG23	-	_	69	$V_{\mathrm{DD}}$	49	$V_{\mathrm{DD}}$
96	P02	18	P02	19	N.C.	_	-(*2)	44	SEG24	-	_	70	N.C.	-	_
97	P01	19	P01	20	SEG0	_	-	45	SEG25	_	-	71	RESET	50	RESET
98	P00	20	P00	21	SEG1	_	_	46	SEG26	-	_	72	TEST	51	TEST
99	R23	21	R23	22	SEG2	_	-	47	SEG27	_	-	73	AVREF	54	Vref
100	R22	22	R22	23	SEG3	_	-	48	SEG28	_	_	74	AVdd	52	AVdd
101	R21	23	R21	24	SEG4	_	-	49	SEG29	_	-	75	AVss	53	AVss
102	R20	24	R20	25	SEG5	_	-	50	SEG30	_	-	76	RXD	-	-(*1)
1	R13	25	R13	26	SEG6	_	-	51	SEG31	_	-	77	TXD	-	-(*1)
								52	CLKIN	_	- (*1)	78	SCLK	_	- (*1)

<sup>\*1:</sup> Pin for serial programming

<sup>\*2:</sup> Test signal monitor pad (Not used when writing; keep it open)

## 6.2.2 Mask option

The S1C6P366 cannot specify the S1C63158 mask options individually. The following option combination is provided for the S1C6P366.

Table 6.2.2.1 Combination of mask options

Mask option		S1C6P366E (Type E)	S1C6P366F (Type F)
OSC1 oscillation circuit		Crystal (32.768 kHz)	Crystal (32.768 kHz)
OSC3 oscillation circuit		Ceramic	CR
Multiple key reset combination		Not used	Not used
Multiple key reset time authorize		Not used	Not used
Input port pull-up resistors	K00	With pull-up resistor	With pull-up resistor
	K01	With pull-up resistor	With pull-up resistor
	K02	With pull-up resistor	With pull-up resistor
	K03	With pull-up resistor	With pull-up resistor
	K10	With pull-up resistor	With pull-up resistor
	K11	With pull-up resistor	With pull-up resistor
	K12	With pull-up resistor	With pull-up resistor
	K13	With pull-up resistor	With pull-up resistor
	K20	With pull-up resistor	With pull-up resistor
Output port output specifications	R10-R13	Complementary output	Complementary output
	R20-R23	Complementary output	Complementary output
I/O port output specifications	P10-P13	Complementary output	Complementary output
	P20	Complementary output	Complementary output
	P21	Complementary output	Complementary output
	P22	Complementary output	Complementary output
	P23	Complementary output	Complementary output
	P30	Complementary output	Complementary output
	P31	Complementary output	Complementary output
	P32	Complementary output	Complementary output
	P33	Complementary output	Complementary output
	P40	Complementary output	Complementary output
	P41	Complementary output	Complementary output
	P42	Complementary output	Complementary output
	P43	Complementary output	Complementary output
I/O port pull-up resistors	P10-P13	With pull-up resistor	With pull-up resistor
	P20	With pull-up resistor	With pull-up resistor
	P21	With pull-up resistor	With pull-up resistor
	P22	With pull-up resistor	With pull-up resistor
	P23	With pull-up resistor	With pull-up resistor
	P30	With pull-up resistor	With pull-up resistor
	P31	With pull-up resistor	With pull-up resistor
	P32	With pull-up resistor	With pull-up resistor
	P33	With pull-up resistor	With pull-up resistor
	P40	No pull-up resistor	No pull-up resistor
	P41	No pull-up resistor	No pull-up resistor
	P42	No pull-up resistor	No pull-up resistor
	P43	No pull-up resistor	No pull-up resistor
Serial interface signal polarity		Negative polarity	Negative polarity
Buzzer output specification		Negative polarity	Negative polarity

#### 6.2.3 Power supply

#### Supply voltage range

S1C6P366: 2.7 V to 5.5 V S1C63158: 0.9 V to 3.6 V

The S1C6P366 cannot operate with less than 2.7 V supply voltage. Note that this difference affects the electrical characteristics.

#### Operating mode of oscillation system voltage regulator and internal operating voltage

The oscillation system voltage regulator in the S1C63158 can operate in Vc2 mode (uses the Vc2 voltage generated by the voltage doubler) when the supply voltage is within the range of 0.9 V to 1.35 V. When the supply voltage is within the range of 1.35 V to 3.6 V, the oscillation system voltage regulator can operate in normal mode (uses the Vdd supply voltage). Therefore, the S1C63158 needs to control the voltage doubler and operating mode according to the supply voltage using the DBON register (FF01H • D0) and the Vdsel register (FF01H • D2). Since the S1C6P366 does not operate with less than 2.7 V supply voltage, this switching is not necessary. Although the DBON and Vdsel registers are provided for developing the S1C63158 application, the register values do not affect the operating mode (fixed at normal mode).

The oscillation system voltage regulator generates the VD1 voltage for driving the oscillation circuit. The S1C63158 uses VD1 as the operating voltage of the internal logic circuits (CPU, PROM, RAM and peripheral digital circuits) as well. The VD1 voltage level must be switched using the VDC register (FF00H • D0) according to the oscillation circuit used and the supply voltage.

In the S1C6P366, this switching is not necessary because the VD1 voltage level is fixed at 2.05 V. Furthermore, the VD1 voltage is used only for the OSC1 oscillation circuit, and the OSC3 oscillation circuit and other internal logic circuits operate with VDD as the source voltage. The VDC register value does not affect the VD1 voltage level (it does however, affect switching of the CPU clock). Table 6.2.3.1 shows the operating mode of the oscillation system voltage regulator and the VD1 voltage value, and Table 6.2.3.2 shows the I/O map of the control registers.

Table 6.2.3.1 Operating mode of oscillation system voltage regulator and VD1

#### S1C63158

Power supply	Operating	V <sub>D1</sub> (V)		Supply volt	age VDD (V)	
circuit	condition	VDI (V)	0.9-1.35	1.35-2.2	2.2-3.6	3.6-5.5
Oscillation system	OSC1	1.3	Vc2 mode	Norma	l mode	Not allowed
voltage regulator	OSC3, 2 MHz	2.1	Not al	llowed	Normal mode	Not allowed

#### S1C6P366

Power supply	Operating	V <sub>D1</sub> (V)	Supply voltage VDD (V)						
circuit	condition	VDI (V)	0.9-1.35	1.35-2.7	2.7-3.6	3.6-5.5			
Oscillation system	OSC1	2.05	Not al	lowed	Norma	l mode			
voltage regulator	OSC3, 4 MHz	Vdd	Not al	llowed	Norma	l mode			

#### S1C63158

Table 6.2.3.2 I/O memory map

A -1 -1	Register							0	
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	011010 0000		•		CLKCHG	0	OSC3	OSC1	CPU clock switch
	CLKCHG OSCC		0	VDC	oscc	0	On	Off	OSC3 oscillation On/Off
FF00H			_	DAV	0	-			Unused
	R/	VV	R	R/W	VDC	0	2.1 V	1.3 V	CPU operating voltage switch (1.3 V: OSC1, 2.1 V: OSC3)
	V4 D0E1	V/DOE!	•	DDON	VADSEL	0	Vc2	VDD	Power source selection for A/D converter
	VADSEL VDSEL		0	DBON	VDSEL	0	Vc2	VDD	Power supply selection for oscillation system voltage regulator
FF01H	- DAW		_		0	-			Unused
	R/W		R	R/W	DBON	0	On	Off	Voltage doubler On/Off

#### S1C6P366

010010									
Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	011/01/0 0000 0 1/0			CLKCHG	0	OSC3	OSC1	CPU clock switch	
			0	VDC	oscc	0	On	Off	OSC3 oscillation On/Off
FF00H				544	0	-			Unused
	R/	W	R	R/W	VDC	0	(OSC3)	(OSC1)	(Operating voltage switch, CPU clock switch)
	VADOE	VDOEL	•	DDON	VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)
	VADSEL VDSEL R/W		0	DBON	VDSEL	0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)
FF01H				R/W	0	_			Unused
			R		DBON	0	(On)	(Off)	(Voltage doubler On/Off)

#### LCD system voltage circuit

The S1C6P366 has a built-in LCD system voltage circuit that generates the LCD drive voltage. The S1C63158 does not contain this circuit.

#### Operating mode of A/D converter power supply

The A/D converter in the S1C63158 can operate in Vc2 mode (uses the Vc2 voltage generated by the voltage doubler) when the supply voltage is within the range of 0.9 V to 2.2 V. When the supply voltage is within the range of 2.2 V to 3.6 V, the A/D converter can operate in normal mode (uses the VDD supply voltage). Therefore, the S1C63158 needs to control the voltage doubler and operating mode according to the supply voltage using the DBON register (FF01H•D0) and the VADSEL register (FF01H•D3). Since the S1C6P366 does not operate with less than 2.7 V supply voltage, this switching is not necessary. Although the DBON and VADSEL registers are provided for developing the S1C63158 application, the register value does not affect the operating mode (fixed at normal mode). Table 6.2.3.3 shows the operating mode of the A/D converter power supply, and Table 6.2.3.4 shows the I/O map of the control registers.

Table 6.2.3.3 Operating mode of A/D converter power supply

S1C63158									
Circuit	Supply voltage VDD (V)								
Circuit	0.9–2.2	2.2-3.6	3.6-5.5						
A/D converter	Vc2 mode	Normal mode	Not allowed						

S1C6P366			
Circuit	Sup	ply voltage VDD	(V)
Circuit	0.9–2.7	2.7-3.6	3.6-5.5
A/D converter	Not allowed	Norma	l mode

#### S1C63158

Table 6.2.3.4 I/O memory map

316031	1003130									
A ddraaa		Reg	ister						Comment	
Address	D3	D3 D2		D0	Name	Init	1	0	Comment	
	),,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			VADSEL	0	Vc2	VDD	Power source selection for A/D converter		
	VADSEL	EL VDSEL 0		0 DBON		0	Vc2	VDD	Power supply selection for oscillation system voltage regulator	
FF01H				R/W	0	-			Unused	
	l K	W	R		DBON	0	On	Off	Voltage doubler On/Off	

#### S1C6P366

01001000										
A ddraga		Reg	ister						Commont	
Address	D3 D2		D1	D0	Name	Init	1	0	Comment	
	\/AB0E	\/D0EI	•		VADSEL	0	(Vc2)	(VDD)	(Power source selection for A/D converter)	
	VADSEL	EL VDSEL 0		0 DBON		0	(Vc2)	(VDD)	(Power source selection for oscillation system voltage regulator)	
FF01H		R/W			0	-			Unused	
	l K			R/W	DBON	0	(On)	(Off)	(Voltage doubler On/Off)	

#### 6.2.4 Initial reset

When the power is turned on, the reset terminal must be set at Low level until the supply voltage rises to the Vsr level.




Fig. 6.2.4.1 Initial reset at power-on

The Vsr voltage level is different:

S1C63158: Vsr = 1.3 V S1C6P366: Vsr = 2.7 V Furthermore, S1C6P366 uses the initial reset signal as a trigger for setting either the normal operation mode or the programming mode. Therefore, design the reset input circuit so that the IC will be reset for sure. Initial resetting during operation is the same as the S1C63158. When resetting the IC in the normal operation mode, make sure to fix the  $\overline{SPRG}$  terminal at High level or leave open.

#### 6.2.5 PROM, RAM

The S1C6P366 employs a Flash EEPROM for the internal PROM. The Flash EEPROM can be rewritten up to 100 times. Rewriting data is done at the user's own risk.

Table 6.2.5.1 lists the code PROM and RAM sizes of the S1C6P366 and the S1C63158.

Table 6.2.5.1 Memory size

Memory	S1C6P366	S1C63158
Code PROM	$16,384 \times 13 \text{ bits}$	$8,192 \times 13$ bits
Data RAM	$2,048 \times 4 \text{ bits}$	$512 \times 4 \text{ bits}$

When developing an application for the S1C63158, pay attention to the memory size.

## 6.2.6 I/O memory

The LCD driver control registers (FF60H, FF61H) exist in the I/O memory of the S1C6P366 in order to develop a S1C63358 application. These registers do not exist in the S1C63158.

#### 6.2.7 Oscillation circuit

In the S1C6P366, only crystal oscillation is available for the OSC1 oscillation circuit and either ceramic or CR oscillation is available for the OSC3 oscillation circuit. The OSC1 CR oscillator option allowed in the S1C63158 cannot be selected.

Furthermore, pay attention to the difference of the oscillation start time according to the supply voltage. Be sure to have enough margin especially for stabilizing the OSC3 oscillation when controlling the peripheral circuit that uses the OSC3 clock.

#### 6.2.8 SVD circuit

116

The S1C6P366 has a built-in SVD (supply voltage detection) circuit the same as the S1C63158. However, the detection levels are different from those of the S1C63158. Furthermore, there is a great restriction on the operable detection levels in the S1C6P366.

Table 6.2.8.1 Detection levels of SVD circuit

Detection	S	31C6315	8	S1C6P366					
level	Min.	Тур.	Max.	Min.	Тур.	Max.			
SVDS3-0 = "0"	0.95	1.05	1.15						
SVDS3-0 = "1"	1.05	1.10	1.15						
SVDS3-0 = "2"	1.10	1.15	1.20						
SVDS3-0 = "3"	1.15	1.20	1.25						
SVDS3-0 = "4"	1.20	1.25	1.30						
SVDS3-0 = "5"	1.25	1.30	1.35						
SVDS3-0 = "6"	1.35	1.40	1.45	Not allowed					
SVDS3-0 = "7"	1.55	1.60	1.65						
SVDS3-0 = "8"	1.90	1.95	2.00						
SVDS3-0 = "9"	1.95	2.00	2.05						
SVDS3-0 = "10"	2.00	2.05	2.10						
SVDS3-0 = "11"	2.05	2.10	2.15						
SVDS3-0 = "12"	2.15	2.20	2.25						
SVDS3-0 = "13"	2.25	2.30	2.35						
SVDS3-0 = "14"	2.45	2.50	2.55	2.50	2.70	2.90			
SVDS3-0 = "15"	2.55	2.60	2.65	2.60	2.80	3.00			

Be aware that the SVD circuit in the S1C6P366 does not operate properly if the SVDS register is set to 13 or less.

## CHAPTER 7 SUMMARY OF NOTES

## 7.1 Notes for Low Current Consumption

The S1C6P366 contains control registers for each of the circuits so that current consumption can be reduced.

These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.

The following lists the circuits that can control operation and their control registers. Refer to these when programming.

Table 7.1.1 Circuits and control registers

Circuit (and item)	Control register
CPU	HALT instruction
CPU operating frequency	CLKCHG, OSCC
LCD system voltage circuit	LPWR
SVD circuit	SVDON

Refer to Chapter 9, "Electrical Characteristics" for current consumption.

Below are the circuit statuses at initial reset.

CPU: Operating status

**CPU operating frequency**: Low speed side (CLKCHG = "0")

OSC3 oscillation circuit is in OFF status (OSCC = "0")

**LCD system voltage circuit**: OFF status (LPWR = "0")

**SVD circuit**: OFF status (SVDON = "0")

Also, be careful about panel selection because the current consumption can differ by the order of several  $\mu A$  on account of the LCD panel characteristics.

## 7.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

#### Memory and stack

- (1) Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Tables 4.1.1 (a)–(f) for the peripheral I/O area.
- (2) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (3) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1). 16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 00FFH or less exceeding the 4-bit/16-bit accessible range in the S1C6P366. Memory accesses except for stack operations by SP1 are 4-bit data access.

  After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.
- (4) The S1C6P366 has a built-in code PROM and RAM larger than those of the S1C63358 and the S1C63158. When using the S1C6P366 as a development tool of for the S1C63358/63158, pay attention to the memory size.

#### Power supply and operating mode

Since the S1C6P366 operates with a 2.7 V or more supply voltage, the operating mode of the power supply circuit is fixed at normal mode. Although the operating mode control registers exist, they function as general-purpose registers. It is not necessary to switch the operating mode as with the S1C63358/63158. However, when using the S1C6P366 as a development tool for the S1C63358/63158, program the appropriate control sequence according to the model (refer to the "Technical Manual" of each model).

#### Watchdog timer

- (1) When the watchdog timer is being used, the software must reset it within 3-second cycles.
- (2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

#### Oscillation circuit

118

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) In the S1C6P366, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0". When using the S1C6P366 as a development tool for the S1C63358/63158, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

#### Input port

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k $\Omega$ 

(2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.

#### **Output port**

- (1) When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output).

  Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.

  Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output. Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

#### I/O port

When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k $\Omega$ 

#### LCD driver

- (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) 100 msec or more time is necessary for stabilizing the LCD drive voltages VC1, VC2 and VC3 after setting the LCD power control register LPWR to "1". Be careful of the segment-on right after the power is turned on.

#### **Clock timer**

Be sure to read timer data in the order of low-order data (TM0-TM3) then high-order data (TM4-TM7).

#### Programmable timer

(1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).

For the 16 bit  $\times$  1 mode, be sure to read as following sequence:

 $(PTD00-PTD03) \rightarrow (PTD04-PTD07) \rightarrow (PTD10-PTD13) \rightarrow (PTD14-PTD17)$ 

The read sequence time should be within 1.46 msec.

(2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops. Figure 7.2.1 shows the timing chart for the RUN/STOP control.




Fig. 7.2.1 Timing chart for RUN/STOP control

It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.
- (5) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running.

  The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).




Fig. 7.2.2 Reload timing for programmable timer

To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with the OSC3 (high-speed clock).

#### Serial interface

120

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.
  Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0-SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source of the programmable timer or in the slave mode.

#### A/D converter

- (1) The A/D converter can operate by inputting the clock from the clock selector. Therefore, it is necessary to select the clock source and to turn the clock output on before starting A/D conversion. Furthermore, it is also necessary that the OSC3 oscillation circuit is operating when using the OSC3 clock.
- (2) When using the OSC3 clock as the A/D conversion clock, do not stop the OSC3 oscillation circuit during A/D conversion. If the OSC3 oscillation circuit stops, correct A/D conversion result cannot be obtained.
- (3) The input clock and analog input terminals should be set when the A/D converter stops. Changing these settings in the A/D converter operation may cause errors.
- (4) To prevent malfunction, do not start A/D conversion (writing "1" to the ADRUN register) when the A/D conversion clock is not being output from the clock selector, and do not turn the clock off during A/D conversion.
- (5) If the CHS register selects an input channel which is not included in the analog input terminals set by the PAD register (the PAD register can select several terminals simultaneously), the A/D conversion does not result in a correct converted value.
- (6) During A/D conversion, do not operate the P4n terminals which are not used for analog inputs of the A/D converter (for input/output of digital signals). It affects the A/D conversion precision.
- (7) In the S1C6P366, the value set in the VADSEL register does not affect the operating mode (operating voltage) of the A/D converter. However, when using the S1C6P366 as a development tool for the S1C63358/63158, control the operating voltage using the VADSEL register according to the control sequence of the model (refer to the "Technical Manual").

#### **Buzzer output circuit**

Since it generates a buzzer signal that is out of synchronization with the BZON register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZON register.

#### **SVD** circuit

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least l00 μsec. So, to obtain the SVD detection result, follow the programming sequence below.
  - 1. Set SVDON to "1"
  - 2. Maintain for 100 µsec minimum
  - 3. Set SVDON to "0"
  - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.
- (3) Be aware that the SVD circuit in the S1C6P366 does not operate properly if the SVDS register is set to 13 or less, the SVD operation cannot be guaranteed since the lower limit of the operating voltage is 2.7 V.

#### Interrupt

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

#### **CHAPTER 7: SUMMARY OF NOTES**

(3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.


#### Flash EEPROM

- (1) Inspection data is written to the PROM at shipment. Therefore, it must be programmed before operating the IC in the normal operation mode (refer to Appendix A).
- (2) Recommended LCD segment option data is include in the S5U1C6P366Y1 package. Modifying the LCD segment opotion is done at the user's own risk.
- (3) The Flash EEPROM data can be rewritten up to 100 times for both the code and segment option PROMs.
  - Rewriting data is done at the user's own risk.

## 7.3 Precautions on Mounting

#### <Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.).
   In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
  - (1) Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
  - (2) As shown in the right hand figure, make a Vss pattern as large as possible at circumscription of the OSC1, OSC2, OSC3 and OSC4 terminals and the components connected to these terminals. Furthermore, do not use this Vss pattern for any purpose other than the oscillation system.



In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/OSC3 and VDD, please keep enough distance between OSC1/OSC3 and VDD or other signals on the board pattern.


#### <Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
  - Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
  - When the built-in pull-up resistor is added to the RESET terminal by mask option, take into consideration dispersion of the resistance for setting the constant.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortest line.

#### <Power Supply Circuit>

- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
  - (1) The power supply should be connected to the VDD, VSS, AVDD, AVSS and AVREF terminal with patterns as short and large as possible.

    In particular, the power supply for AVDD, AVSS and AVREF affects A/D conversion precision.
  - (2) When connecting between the VDD and Vss terminals with a bypass capacitor, the terminals should be connected as short as possible.



- (3) Components which are connected to the VD1, VC1–VC3 terminals, such as capacitors and resistors, should be connected in the shortest line.

  In particular, the VC1–VC3 voltages affect the display quality.
- Do not connect anything to the VC1-VC3 terminals when the LCD driver is not used.


#### <A/D Converter>

 When the A/D converter is not used, the power supply terminals for the analog system should be connected as shown below.

 $\begin{array}{ccc} \mathsf{AVDD} & \to & \mathsf{VDD} \\ \mathsf{AVss} & \to & \mathsf{Vss} \\ \mathsf{AVref} & \to & \mathsf{Vss} \end{array}$ 

#### <Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit and analog input unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.
   Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit and analog input unit.




## <Pre><Pre>cautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause
  this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
  - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
  - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
  - (3) As well as the face of the IC, shield the back and side too.

# CHAPTER 8 BASIC EXTERNAL WIRING DIAGRAM


Normal operating mode <when used as S1C63358 OTP>



X'tal	Crystal oscillator	32.768 kHz, CI (Max.) = $34$ kΩ
Cgx	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	4 MHz (3.0 V)
CGC	Gate capacitor	100 pF
CDC	Drain capacitor	100 pF
Rcr	Resistor for OSC3 CR oscillation	91 kΩ (1.8 MHz/3.0 V)
C1-C5	Capacitor	0.2 μF
СР	Capacitor	3.3 μF
CRES	RESET terminal capacitor	0.1 μF

Note: The above table is simply an example, and is not guaranteed to work.

#### Normal operating mode <when used as S1C63158 OTP>




X'tal	Crystal oscillator	32.768 kHz, CI (Max.) = $34$ kΩ
Cgx	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	4 MHz (3.0 V)
Cgc	Gate capacitor	100 pF
CDC	Drain capacitor	100 pF
Rcr	Resistor for OSC3 CR oscillation	91 kΩ (1.8 MHz/3.0 V)
C1-C3	Capacitor	0.2 μF
СР	Capacitor	3.3 μF
CRES	RESET terminal capacitor	0.1 μF

Note: The above table is simply an example, and is not guaranteed to work.


126

## • Serial programming mode (S1C88/S1C63 Serial Connector) <when used as S1C63358 OTP>



Note: The above table is simply an example, and is not guaranteed to work.

#### Serial programming mode (S1C88/S1C63 Serial Connector) < when used as S1C63158 OTP>



Note: The above table is simply an example, and is not guaranteed to work.

128

# CHAPTER 9 ELECTRICAL CHARACTERISTICS

Note: The electrical characteristics of the S1C6P366 are different from those of the S1C63358/63158. The following characteristic values should be used as reference values when the S1C6P366 is used as a development tool.

## 9.1 Absolute Maximum Rating

	$(v_s)$	s=0V)
Symbol	Rated value	Unit
VDD	-0.5 to 7.0	V
VI	-0.5 to VDD + $0.3$	V
Viosc	-0.5 to VD1 + 0.3	V
ΣIVDD	10	mA
Topr	-20 to 70	°C
Tstg	-65 to 150	°C
Tsol	260°C, 10sec (lead section)	-
PD	250	mW
	VDD VI VIOSC I ΣIVDD Topr Tstg Tsol	Symbol   Rated value

<sup>\*1</sup> The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

## 9.2 Recommended Operating Conditions

(Ta=-20 to 70°C)

Item	Symbol	Condition			Тур.	Max.	Unit
Supply voltage	Vdd	Vss=0V	Normal mode	2.7	3.0	5.5	V
	AVDD	AVss=0V			3.0	5.5	V
Oscillation frequency	fosc1	Crystal oscillation			32.768	_	kHz
	fosc3	CR oscillation		1800		kHz	
		Ceramic oscillation	n			4100	kHz

<sup>\*2</sup> The storage temperature cannot guarantee data holding capability.

<sup>\*3</sup> In case of plastic package (QFP15-100pin).

## 9.3 DC Characteristics

Unless otherwise specified:

 $V_{DD} = 3.0V, V_{SS} = 0V, fosc1 = 32.768kHz, Ta = 25^{\circ}C, V_{D1}/V_{C1}/V_{C2}/V_{C3} \ are internal\ voltage, C_1 - C_5 = 0.2 \mu F$ 

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13, K20, P00-03	$0.8 \cdot V_{DD}$		Vdd	V
			P10–13, P20–23, P30–33, P40–43				ĺ
			RXD, SCLK, CLKIN, SPRG				
High level input voltage (2)	VIH2		RESET, TEST	0.9·Vdd		Vdd	V
Low level input voltage (1)	V <sub>IL1</sub>		K00-03, K10-13, K20, P00-03	0		0.2·VDD	V
			P10–13, P20–23, P30–33, P40–43				ĺ
			RXD, SCLK, CLKIN, SPRG				
Low level input voltage (2)	VIL2		RESET, TEST	0		$0.1 \cdot V_{DD}$	V
High level input current	IIH	VIH=3.0V	K00-03, K10-13, K20, P00-03	0		0.5	μΑ
			P10-13, P20-23, P30-33, P40-43				
			RXD, SCLK, CLKIN, SPRG				ĺ
			RESET, TEST				
Low level input current (1)	IIL1	VIL1=VSS	P40-43	-0.5		0	μA
		No Pull-up					
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13, K20, P00-03	-16	-10	-5	μA
		With Pull-up	P10-13, P20-23, P30-33, P40-43				
			RXD, SCLK, CLKIN, SPRG				
			RESET, TEST				
High level output current (1)	Іоні	Vohi=0.9·Vdd	R00-03, R10-13, R20-23, P00-03			-1.5	mA
			P10–13, P20–23, P30–33, P40–43				ĺ
			TXD, SCLK				
High level output current (2)	Іон2	Voh2=0.9·Vdd	BZ			-1.5	mA
Low level output current (1)	IOL1	Voli=0.1·Vdd	R00-03, R10-13, R20-23, P00-03	3			mA
			P10-13, P20-23, P30-33, P40-43				
			TXD, SCLK				
Low level output current (2)	IOL2	Vol2=0.1·Vdd	BZ	3			mA
Common output current	Іон3	Voh3=Vc5-0.05V	COM0-3			-10	μA
	IOL3	Vol3=Vss+0.05V		10			μΑ
Segment output current	Іон4	Voh4=Vc5-0.05V	SEG0-31			-10	μA
(during LCD output)	IOL4	Vol4=Vss+0.05V		10			μΑ
Segment output current	Іон5	Voh5=0.9·Vdd	SEG0-31			-220	μA
(during DC output)	IOL5	Vol5=0.1·Vdd		220			μΑ

### Unless otherwise specified:

 $V_{DD}\!=\!5.0V,\,V_{SS}\!=\!0V,\,fosc_1\!=\!32.768kHz,\,T_a\!=\!25^{\circ}C,\,V_{D1}/V_{C1}/V_{C2}/V_{C3}\,\,are\,\,internal\,\,voltage,\,C_1-C_5\!=\!0.2\mu F$ 

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13, K20, P00-03	$0.8 \cdot V_{DD}$		Vdd	V
			P10-13, P20-23, P30-33, P40-43				
			RXD, SCLK, CLKIN, SPRG				
High level input voltage (2)	VIH2		RESET, TEST	0.9·V <sub>DD</sub>		Vdd	V
Low level input voltage (1)	VIL1		K00-03, K10-13, K20, P00-03	0		0.2·Vdd	V
			P10-13, P20-23, P30-33, P40-43				
			RXD, SCLK, CLKIN, SPRG				
Low level input voltage (2)	VIL2		RESET, TEST	0		$0.1 \cdot V_{DD}$	V
High level input current	IIH	VIH=5.0V	K00-03, K10-13, K20, P00-03	0		0.5	μΑ
			P10-13, P20-23, P30-33, P40-43				
			RXD, SCLK, CLKIN, SPRG				
			RESET, TEST				
Low level input current (1)	IIL1	VIL1=VSS	P40-43	-0.5		0	μΑ
		No Pull-up					
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13, K20, P00-03	-25	-15	-10	μΑ
		With Pull-up	P10–13, P20–23, P30–33, P40–43				
			RXD, SCLK, CLKIN, SPRG				
			RESET, TEST				
High level output current (1)	Іоні	Voh1=0.9·Vdd	R00-03, R10-13, R20-23, P00-03			-3	mA
			P10-13, P20-23, P30-33, P40-43				
			TXD, SCLK				
High level output current (2)	Іон2	Voh2=0.9·Vdd	BZ			-3	mA
Low level output current (1)	IOL1	Vol1=0.1·Vdd	R00-03, R10-13, R20-23, P00-03	6			mA
			P10-13, P20-23, P30-33, P40-43				
			TXD, SCLK				
Low level output current (2)	IOL2	Vol2=0.1·Vdd	BZ	6			mA
Common output current	Іон3	Voh3=Vc5-0.05V	COM0-3			-10	μΑ
	IOL3	Vol3=Vss+0.05V		10			μΑ
Segment output current	Іон4	Voh4=Vc5-0.05V	SEG0-31			-10	μΑ
(during LCD output)	IOL4	Vol4=Vss+0.05V		10			μA
Segment output current	Іон5	Voh5=0.9·Vdd	SEG0-31			-660	μΑ
(during DC output)	IOL5	Vol5=0.1·Vdd		660			μΑ

## 9.4 Analog Circuit Characteristics and Power Current Consumption

Unless otherwise specified:

VDD=3.0V, VSS=0V, fosc1=32.768kHz, Cg=25pF, Ta=25°C, VD1/VC1/VC2/VC3 are internal voltage, C1-C5=0.2uF

Item	Symbol		C, VD1/VC1/VC2/VC3 are internal vo Condition	Min.	C3=0.2μ. Typ.	Max.	Unit
LCD drive voltage	VC1		d resistor between Vss and Vc1	1/2·Vc2	ıyρ.	1/2·Vc2	V
LCD drive voltage	VCI	(without panel load	-0.1		×0.95	'	
	VC2	Connect 1 MΩ load	Typ.	2.10	Typ.	V	
	1 62	(without panel load	×0.88	2.10	×1.12	'	
	VC3	` .	Connect 1 MΩ load resistor between Vss and Vc3			3/2·Vc2	V
	1 000	(without panel load		3/2·Vc2 ×0.95		3/2 102	'
SVD voltage	Vsvd	SVDS0-3="0"	9	-		_	V
S · B · orange	1,0,0	SVDS0-3="1"		_		_	·
		SVDS0-3="2"		_	_	_	
		SVDS0-3="3"		_		_	
		SVDS0-3="4"	_				
		SVDS0-3="5"		_	_	_	
		SVDS0-3="6"	_	_	_		
		SVDS0-3="7"	_	_	_		
		SVDS0-3="8"		_	_	_	
		SVDS0-3="9"	_	_	_		
		SVDS0-3="10"	_	_	_		
		SVDS0-3="11"	_	_	_		
		SVDS0-3="12"	_	_	_		
		SVDS0-3="13"	_	_	_		
		SVDS0-3="14"	2.50	2.70	2.90		
		SVDS0-3="15"		2.60	2.80	3.00	
SVD circuit response time	tsvd					100	μs
Current consumption	Іор	During HALT	32.768kHz		2.5	6	μA
		Normal mode					·
		LCD power OFF					
		During HALT	32.768kHz		37	60	μΑ
		Normal mode *1					·
		LCD power ON					
		During execution	32.768kHz (Crystal oscillation)		120	200	μΑ
		Normal mode *1	1.8MHz (CR oscillation)		0.6	0.9	mA
		LCD power ON	4MHz (Ceramic oscillation)		0.8	1.2	mA

<sup>\*1</sup> Without panel load. The SVD circuit and the A/D converter are OFF. AVREF is open.

#### A/D converter characteristic

Unless otherwise specified:

AVDD=VDD=2.7 to 3.6V, AVss=Vss=0V, Ta=-25 to  $75^{\circ}$ C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution			8	8	8	bit
Error		3.6V≤VDD≤5.5V Fconv=OSC3/2 or OSC1	-3		3	LSB
		2.7V≤VDD≤3.6V Fconv=OSC3/2 or OSC1	-3		3	LSB
Convertion time	tconv	Fconv=OSC3/2=2MHz			10.5	μs
		Fconv=OSC1=32kHz			641	μs
Input voltage			AVss		AVREF	V
Reference voltage	AVREF		0.9		AVDD	V
AVREF resistance			15	50		kΩ

## 9.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

#### OSC1 crystal oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, CD=built-in, Ta=-20 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (V <sub>DD</sub> )	2.7			V
Oscillation stop voltage	Vstp	tstp≤10sec (V <sub>DD</sub> )	2.7			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the IC (in chip)		18		pF
Frequency/voltage deviation	∂f/∂V	VDD=2.7 to 5.5V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂Cg	Cg=5 to 25pF		50		ppm
Harmonic oscillation start voltage	Vhho	C <sub>G</sub> =5pF (V <sub>DD</sub> )	5.5			V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VSS	200			ΜΩ

#### OSC3 ceramic oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, Ceramic oscillator: 4MHz, CGC=CDC=100pF, Ta=-20 to 70°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	Normal mode (VDD)	2.7			V
Oscillation start time	tsta	VDD=2.7 to 5.5V			5	ms
Oscillation stop voltage	Vstp	Normal mode (VDD)	2.7			V

#### **OSC3 CR oscillation circuit**


Unless otherwise specified:

VDD=3.0V, Vss=0V, Rcr=91k $\Omega$ , Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	1.8MHz	30	%
Oscillation start voltage	Vsta	Normal mode (VDD)	2.7			V
Oscillation start time	tsta	VDD=2.7 to 5.5V			3	ms
Oscillation stop voltage	Vstp	Normal mode (VDD)	2.7			V

#### OSC3 CR oscillation frequency-resistance characteristic

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values and evaluate the characteristics on the actual product.



## 9.6 Serial Interface AC Characteristics

#### Clock synchronous master mode

#### • During 32 kHz operation

 $\textbf{Condition: Vdd=} 3.0 \text{V, Vss=} 0 \text{V, Ta=} 25 ^{\circ} \text{C, Vihi=} 0.8 \text{Vdd, Vili=} 0.2 \text{Vdd, Voh=} 0.8 \text{Vdd, Vol=} 0.2 \text{Vdd}$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			5	μs
Receiving data input set-up time	tsms	10			μs
Receiving data input hold time	tsmh	5			μs

#### • During 1 MHz operation

Condition:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $T_{a}=25^{\circ}C$ ,  $V_{IH1}=0.8V_{DD}$ ,  $V_{IL1}=0.2V_{DD}$ ,  $V_{OH}=0.8V_{DD}$ ,  $V_{OL}=0.2V_{DD}$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			200	ns
Receiving data input set-up time	tsms	400			ns
Receiving data input hold time	tsmh	200			ns

#### Clock synchronous slave mode

#### • During 32 kHz operation

 $\textbf{Condition: Vdd=} 3.0 \text{V, Vss=} 0 \text{V, Ta=} 25 ^{\circ} \text{C, Vihi=} 0.8 \text{Vdd, Vili=} 0.2 \text{Vdd, Voh=} 0.8 \text{Vdd, Vol=} 0.2 \text{Vdd}, \text{Vol=} 0.2 \text{Vdd} \text{Condition: Vdd=} 0.8 \text{Vdd, Vol=} 0.2 \text{Vdd}, \text{Vol=} 0.2 \text{Vdd}, \text{Vol=}$ 


Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			10	μs
Receiving data input set-up time	tsss	10			μs
Receiving data input hold time	tssh	5			μs

#### • During 1 MHz operation


 $\textbf{Condition: Vdd=} 3.0V, \ Vss=0V, \ Ta=25^{\circ}C, \ Vihi=0.8Vdd, \ Vill=0.2Vdd, \ Voh=0.8Vdd, \ Vol=0.2Vdd$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			500	ns
Receiving data input set-up time	tsss	400			ns
Receiving data input hold time	tssh	200			ns

#### <Master mode>




#### <Slave mode>



## 9.7 Timing Chart

#### System clock switching




In the S1C6P366, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0".

Set the VDC register to "1" before switching the CPU clock from OSC1 to OSC3 in the S1C6P366. When using the S1C6P366 as a development tool for the S1C63358/63158, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

134

## 9.8 Characteristics Curves (reference value)

### High level output current (Rxx, Pxx, BZ, Typ. value)




OSC1: 32.768kHz crystal oscillation, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cpc = 100pF, C1–C5 =  $0.2\mu F$ 

This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

The output terminals should be used within the rated value of permissible total output current.

#### Low level output current (Rxx, Pxx, BZ, Typ. value)




OSC1: 32.768kHz crystal oscillation, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cpc = 100pF, C1–C5 =  $0.2\mu F$ 

This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

The output terminals should be used within the rated value of permissible total output current.


## Vc2 output voltage-temperature characteristic (Typ. value)



OSC1: 32.768kHz crystal oscillation, VDD = 3V, Vss = 0V, no panel load, Cgx = 25pF, Cgc = CDc = 100pF, C1–C5 =  $0.2\mu F$ 

The LCD drive voltage output from the internal LCD drive power circuit varies depending on temperature. This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

### Vc2 output voltage-supply voltage characteristic (Typ. value)




OSC1: 32.768kHz crystal oscillation, Ta =25°C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cbc = 100pF, C1–C5 =  $0.2\mu F$ 

S1C6P366 TECHNICAL MANUAL

This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.


136

### Power current-supply voltage characteristic (HALT state)




OSC1: 32.768kHz crystal oscillation, Ta = $25^{\circ}$ C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = CDc = 100pF This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

### Power current-supply voltage characteristic (RUN state with OSC1 clock)



OSC1: 32.768kHz crystal oscillation, Ta = $25^{\circ}$ C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = CDc = 100pF This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

## Power current-supply voltage characteristic (RUN state with OSC3 clock)




OSC1: 32.768kHz crystal oscillation, Ta = $25^{\circ}$ C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = CDC = 100pF This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

# CHAPTER 10 PACKAGE

# 10.1 Plastic Package

QFP15-100pin


(Unit: mm)



The dimensions are subject to change without notice.

# CHAPTER 11 PAD LAYOUT

# 11.1 Diagram of Pad Layout



Chip thickness:  $400 \mu m$  Pad opening:  $98 \mu m$ 

# 11.2 Pad Coordinates

-	-					
1	Ir	111	٠.	ш	m	

No.         Pad name         X         Y         No.         Pad name         X         Y         No.         Pad name         X           1         R13         2,309         2,759         35         SEG15         -2,757         643         69         VDD         878           2         R12         2,126         2,759         36         SEG16         -2,757         410         70         N.C.         993           3         R11         1,943         2,759         37         SEG17         -2,757         286         71         RESET         1,18           4         R10         1,760         2,759         38         SEG18         -2,757         53         72         TEST         1,37           5         R03         1,577         2,759         39         SEG19         -2,757         -71         73         AVREF         1,56           6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG21         -2,757         -429         75         AVss         1,94	-2,759 5 -2,759 5 -2,759 5 -2,759 6 -2,759 7 -2,759 7 -2,346
2         R12         2,126         2,759         36         SEG16         -2,757         410         70         N.C.         993           3         R11         1,943         2,759         37         SEG17         -2,757         286         71         RESET         1,18           4         R10         1,760         2,759         38         SEG18         -2,757         53         72         TEST         1,37           5         R03         1,577         2,759         39         SEG19         -2,757         -71         73         AVREF         1,56           6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG20         -2,757         -429         75         AVss         1,94           8         R00         1,028         2,759         42         SEG21         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32	-2,759 1 -2,759 1 -2,759 5 -2,759 5 -2,759 6 -2,759 6 -2,759 7 -2,759 0 -2,346
3         R11         1,943         2,759         37         SEG17         -2,757         286         71         RESET         1,18           4         R10         1,760         2,759         38         SEG18         -2,757         53         72         TEST         1,37           5         R03         1,577         2,759         39         SEG19         -2,757         -71         73         AVREF         1,56           6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG20         -2,757         -429         75         AVss         1,94           8         R00         1,028         2,759         42         SEG21         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75 </td <td>4 -2,759 4 -2,759 5 -2,759 5 -2,759 5 -2,759 6 -2,759 7 -2,759 0 -2,346</td>	4 -2,759 4 -2,759 5 -2,759 5 -2,759 5 -2,759 6 -2,759 7 -2,759 0 -2,346
4         R10         1,760         2,759         38         SEG18         -2,757         53         72         TEST         1,37           5         R03         1,577         2,759         39         SEG19         -2,757         -71         73         AVREF         1,56           6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG21         -2,757         -429         75         AVSS         1,94           8         R00         1,028         2,759         42         SEG22         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75 </td <td>4 -2,759 5 -2,759 5 -2,759 6 -2,759 6 -2,759 7 -2,759 0 -2,346</td>	4 -2,759 5 -2,759 5 -2,759 6 -2,759 6 -2,759 7 -2,759 0 -2,346
5         R03         1,577         2,759         39         SEG19         -2,757         -71         73         AVREF         1,56           6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG21         -2,757         -429         75         AVss         1,94           8         R00         1,028         2,759         42         SEG22         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75           12         K02         296         2,759         46         SEG26         -2,757         -1,376         80         P42         2,75	5 -2,759 5 -2,759 6 -2,759 6 -2,759 7 -2,759 0 -2,346
6         R02         1,394         2,759         40         SEG20         -2,757         -304         74         AVDD         1,75           7         R01         1,211         2,759         41         SEG21         -2,757         -429         75         AVss         1,94           8         R00         1,028         2,759         42         SEG22         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75           12         K02         296         2,759         46         SEG26         -2,757         -1,376         80         P42         2,75	5 -2,759 6 -2,759 6 -2,759 7 -2,759 0 -2,346
7         R01         1,211         2,759         41         SEG21         -2,757         -429         75         AVss         1,94           8         R00         1,028         2,759         42         SEG22         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75           12         K02         296         2,759         46         SEG26         -2,757         -1,376         80         P42         2,75	6 -2,759 6 -2,759 7 -2,759 9 -2,346
8         R00         1,028         2,759         42         SEG22         -2,757         -661         76         RXD         2,13           9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75           12         K02         296         2,759         46         SEG26         -2,757         -1,376         80         P42         2,75	6 -2,759 7 -2,759 9 -2,346
9         BZ         845         2,759         43         SEG23         -2,757         -786         77         TXD         2,32           10         K00         662         2,759         44         SEG24         -2,757         -1,019         78         SCLK         2,75           11         K01         479         2,759         45         SEG25         -2,757         -1,143         79         P43         2,75           12         K02         296         2,759         46         SEG26         -2,757         -1,376         80         P42         2,75	7 -2,759 9 -2,346
10     K00     662     2,759     44     SEG24     -2,757     -1,019     78     SCLK     2,75       11     K01     479     2,759     45     SEG25     -2,757     -1,143     79     P43     2,75       12     K02     296     2,759     46     SEG26     -2,757     -1,376     80     P42     2,75	-2,346
11     K01     479     2,759     45     SEG25     -2,757     -1,143     79     P43     2,75       12     K02     296     2,759     46     SEG26     -2,757     -1,376     80     P42     2,75	
12 K02 296 2,759 46 SEG26 -2,757 -1,376 80 P42 2,75	-2,147
	-1,946
13 K03 113 2,759 47 SEG27 -2,757 -1,500 81 P41 2,75	-1,745
14 K10 -71 2,759 48 SEG28 -2,757 -1,733 82 P40 2,75	-1,544
15 K11 -254 2,759 49 SEG29 -2,757 -1,857 83 P33 2,75	-1,346
16 K12 -437 2,759 50 SEG30 -2,757 -2,090 84 P32 2,75	-1,148
17 K13 -620 2,759 51 SEG31 -2,757 -2,215 85 P31 2,75	-950
18 K20 -803 2,759 52 CLKIN -2,361 -2,759 86 P30 2,75	-752
19 N.C986 2,759 53 <del>SPRG</del> -2,171 -2,759 87 P23 2,75	-554
20 SEG0 -1,167 2,759 54 COM0 -1,980 -2,759 88 P22 2,75	-356
21 SEG1 -1,292 2,759 55 COM1 -1,790 -2,759 89 P21 2,75	-158
22 SEG2 -1,487 2,759 56 COM2 -1,599 -2,759 90 P20 2,75	41
23 SEG3 -1,611 2,759 57 COM3 -1,409 -2,759 91 P13 2,75	239
24 SEG4 -1,806 2,759 58 CB -1,218 -2,759 92 P12 2,75	437
25 SEG5 -1,931 2,759 59 CA -1,028 -2,759 93 P11 2,75	635
26 SEG6 -2,126 2,759 60 Vc3 -837 -2,759 94 P10 2,75	833
27 SEG7 -2,757 2,079 61 Vc2 -647 -2,759 95 P03 2,75	1,031
28 SEG8 -2,757 1,839 62 Vc1 -456 -2,759 96 P02 2,75	1,229
29 SEG9 -2,757 1,715 63 Vss -266 -2,759 97 P01 2,75	1,427
30 SEG10 -2,757 1,482 64 OSC1 -83 -2,759 98 P00 2,75	1,625
31 SEG11 -2,757 1,357 65 OSC2 116 -2,759 99 R23 2,75	1,823
32 SEG12 -2,757 1,125 66 VD1 306 -2,759 100 R22 2,75	2,021
33 SEG13 -2,757 1,000 67 OSC3 497 -2,759 101 R21 2,75	2,219
34 SEG14 -2,757 767 68 OSC4 687 -2,759 102 R20 2,75	2,417

N.C.: No Connection

# APPENDIX A PROM PROGRAMMING

# A.1 Outline of Writing Tools

The following tools are provided for writing user data to the Flash EEPROM built into the S1C6P366. Select one according to the development environment.

### (1) Serial programing (S1C88/S1C63 Serial Connector)

System environment

- Universal ROM Writer II (product name: S5U1C88000W1)
- S1C88/S1C63 Serial Connector (product name: S5U1C88000X1)
- Control Software (product name: S5U1C6P366Y1)

The S5U1C88000W1 with S5U1C88000X1 connected to a personal computer allows on-board programming for the S1C6P366. S5U1C88000W1 supplies the power voltage to the target board and sets up the programming mode via S5U1C88000X1.

## (2) Parallel programming (S1C6P366 Adapter Socket)

System environment

- Universal ROM Writer II (product name: S5U1C88000W1)
- S1C6P366 Adapter Socket (product name: S5U1C6P366X1)
- Control Software (product name: S5U1C6P366Y1)

The S5U1C88000W1 with S5U1C6P366X1 connected to a personal computer allows high-speed programming for packaged devices before mounting on boards.

\* The following explanations use the appellations listed below instead of the product names.

S5U1C88000W1 → Universal Writer

S5U1C88000X1 → S1C88/S1C63 Serial Connector

S5U1C6P366X1 → S1C6P366 Adapter Socket

S5U1C6P366Y1 → Control Software

\* The control software is included in the S5U1C63000A (Assembler Package).

## A.2 Serial Programming (S1C88/S1C63 Serial Connector)

## A.2.1 Serial programming environment (S1C88/S1C63 Serial Connector)

Prepare a personal computer system as a host computer, the exclusive PROM writing tools and the data for writing into the built-in Flash microcomputer.

#### (1) Personal computer

• IBM-PC/AT or compatible with a serial port (RS-232C)

#### (2) OS

• Windows95/98, English or Japanese version

## (3) PROM writing tools

- S5U1C88000W1 package
- S5U1C88000X1 package
- S5U1C6P366Y1 package

#### (4) User data (ROM data HEX file)

#### Executing HEX63xxx

Execute the HEX63xxx HEX Converter to create the ROM data HEX files (C3xxxyyy.HSA, C3xxxyyy.LSA) from the object file (C3xxxyyy.ABS).

Refer to the "S5U1C63000A Manual" for details of the HEX Converter.





Fig. A.2.1.1 HEX63xxx execution flow

#### Executing segment option data converter

Execute the SDCP366 to create the segment option PROM HEX data file (C3xxxyyy.OSA) from a segment option document file (C3xxxyyy.SDC).



Segment option PROM HEX data file

Fig. A.2.1.2 Segment option data converter execution flow

#### APPENDIX A PROM PROGRAMMING

Copy the "SDCP366.EXE" to the current directory.

```
C>SDCP366 □
```

When the above command is executed, the message shown below appears on the screen for entering a segment option document file name.

```
*** Please input SOG document file name ***
Input File Name == c3xxxyyy.sdc
```

Next, enter an output file name.

```
*** Please output SOG HEX file name ***
Output File Name == cpxxxyyy.osa
```

The following message is displayed after the segment option PROM HEX file (CPxxxyyy.OSA) is generated.

```
Making file is completed
```

Close the MS-DOS prompt window.

The S5U1C6P366Y1 package contains the following files:

- SDCP366.EXE (Segment Option Data Converter executable file)
- CP366SEG.SDC (Recommended segment option document file)
- CP366SEG.OSA (Recommended segment option PROM HEX data file)

Refer to Section 4.7.4 "Segment option", for recommended segment option.

## A.2.2 System connection and setup for serial programming (S1C88/S1C63 Serial Connector)

Connect the Universal Writer to the personal computer and install the S1C88/S1C63 Serial Connector to the Universal Writer.




Fig. A.2.2.1 System connection diagram

The system should be connected according to the following procedure.

- (1) Confirmation of power off status

  Make sure the power for the personal computer and the Universal Writer is switched off.
- (2) Connecting the power cable A dedicated power cable is included in the Universal Writer package. Connect the power cable to the AC IN connector on the rear panel of the Universal Writer.
- (3) Connecting the RS-232C cable

  Connect the Universal Writer and personal computer using the supplied RS-232C cable. The RS-232C


  cable is for IBM-PC/AT use (9 pins 9 pins).

Note: Secure the RS-232C cable with the connector screws to prevent malfunction.

(4) Installing the S1C88/S1C63 Serial Connector Install the S1C88/S1C63 Serial Connector to the top connector of the Universal Writer. There is a projection on the S1C88/S1C63 Serial Connector to prevent improper insertion. Line up the S1C88/ S1C63 Serial Connector to fit to the notch of the Universal Writer connector.

Note: When disconnecting the S1C88/S1C63 Serial Connector, make sure the power for the Universal Writer is off.

- (5) Selecting the program voltage Select 5 V program-voltage using the 5V/3V switch on the S1C88/S1C63 Serial Connector.
- (6) Confirmation of DIP switch status Check to see that the DIP switch (DSW) located at the back panel of the Universal Writer has been set as in Figure A.2.2.2 (factory setting).



Note: Set SW1 and SW2 up, and SW3 to SW8 down.

Fig. A.2.2.2 DIP switch settings

## A.2.3 Serial programming procedure (S1C88/S1C63 Serial Connector)

(1) Connecting the system

Connect the system as shown in Section A.2.2, "System connection and setup for serial programming (\$1C88/\$1C63 Serial Connector)".

(2) Power on

Turn the personal computer on then the Universal Writer (POWER SW is located on the side panel).

(3) Checking the serial port configuration

Check to see that the serial port is assigned to COM1 in the personal computer.

(4) Preparing the Control Software and user data

Copy the following files included in the S5U1C6P366Y1 package to a folder on a hard disk drive. (The following examples assume that the files have been copied to the "C:\URW2" folder.)

S5U1C6P366Y1 package	
RW63P366.EXE (English/Japanese version)	ſ
63P366.FRM	

Then copy the user data (ROM data HEX file) to the same folder as above.

Note: Be aware that the Control Software may not run normally if it is located in a folder that has a name with a space included (e.g. My Documents).

(5) Starting up the Control Software

There are two methods to start up the control software.

• Execute the following command on the MS-DOS prompt window.

```
C:\URW2>RW63P366@
```

• Double-click the RW63P366.EXE icon.

When the control software starts up, the following message is displayed.

```
UNIVERSAL ROM WRITER Ver. 3.xx
(C)COPYRIGHT 200x SEIKO EPSON CORPORATION

LOADING 63P366 FIRMWARE PROGRAM Ver. 3.xx
......
```

After displaying the message, a prompt as below is displayed.

```
63P366:
```

(6) Loading user data

Enter as below to load the code PROM HEX files (CP366xxx.HSA, CP366xxx.LSA).

```
63P366:LI CP366xxx□
```

Enter as below to load the segment option PROM HEX file (CP366xxx.OSA).

```
63P366:LO CP366xxx⊒
```

The S5U1C6P366Y1 package contains the recommended segment option PROM HEX data (CP366SEG.OSA).

#### (7) Connecting the target board

Connect the target board to the S1C88/S1C63 Serial Connector.

Refer to Section A.2.4, "Connection diagram for serial programming (S1C88/S1C63 Serial Connector)", for connection.

Note: Do not turn on the power of the target board since the PROM programming power (5 V) is supplied from the Universal Writer.

#### (8) Erasing PROM

Clear (erase) the contents of the PROM (code PROM and segment option PROM) and perform erase check using the following command.

63P366:FERSA /E-

"ERASE COMPLETED" is displayed when erasing has finished normally.

In a sample chip in which the PROM has not been protected, the code PROM and segment option PROM can be erased individually using the FERSI and FERSC commands, respectively. Refer to Section A.4.2, "Detailed description of the Universal ROM Writer II commands", for details.

Notes: • Inspection data is written to the PROM at shipment, so erase it once to initialize the contents.

• The PROM is protected when user data is written at Seiko Epson's factory. The protection is released after the contents have been erased by the FERSA command.

#### (9) Writing user data

Write code PROM data and verify the written data using the following command.

63P366:FWI /V4

"WRITE COMPLETED" is displayed when writing has finished normally.

Then, write segment option PROM data and verify the written data using the following command.

63P366:FWC /V-

"WRITE COMPLETED" is displayed when writing has finished normally.

## (10) Disconnecting the target board

Disconnect the target board after checking that writing has finished normally. To continue writing, repeat from step (7) to step (10).

Note: Do not disconnect the target board when the READY LED on the S1C88/S1C63 Serial Connector is not lit.

#### (11) Terminating the Control Software

Execute the QUIT command to terminate the control software.

63P366:Q₽

Note: Restarting the control software after it has been terminated without the QUIT command, for instance the MS-DOS prompt window is closed, may cause an error such as "RAM CLEAR ERROR". In this case, turn the Universal Writer off once and then turn on before starting up the control software.

#### (12) Power off

Turn the Universal Writer off (POWER SW is located on the side panel) then the personal computer.

## A.2.4 Connection diagram for serial programming (S1C88/S1C63 Serial Connector)

## Connecting to target board

Figure A.2.4.1 shows the connection on the target board and Table A.2.4.1 lists the signal specifications.




Fig. A.2.4.1 Connection diagram for serial programming (S1C88/S1C63 Serial Connector)

Connector pin No.	Signal name	Description	Microcomputer pin to be connected
1	VDD	Power supply pin	VDD pin
2	VDDF	Programming power supply pin	VDD pin
3	CLK	System clock output	CLKIN pin
5	SCLK	Serial I/F clock output	N.C.
7	RXD	Serial I/F data input	TXD pin
9	TXD	Serial I/F data output	RXD pin
11	RESET	Initial reset output	RESET pin
13	SPRG	Programming mode setup output	SPRG pin
15	Reserved		N.C.
16	Reserved		N.C.
4, 6, 8, 10, 12, 14	Vss	Ground pin	Vss pin

Table A.2.4.1 Signal specifications


Table A.2.4.2 Connectors for connecting Universal Writer

Name	Model name		
Box header (male)	3408-6002LCFL (3M)		
[target side]	or equivalent		
Socket connector (female)	Socket connector	7916-B500FL (3M)	
[SIO cable side]	Strain relief 3448-7916 (3M)		
	or equivalent		

Notes: • Do not turn on the power of the target board since the PROM programming power (5 V) is supplied from the Universal Writer.

 Since PROM programming uses a 5-V power source, exercise care to the voltage ratings of the parts on the target board.

## Sample connection diagram for serial programming (S1C88/S1C63 Serial Connector)



Note: The above table is simply an example, and is not guaranteed to work.

Fig. A.2.4.2 Sample connection diagram for serial programming (S1C88/S1C63 Serial Connector)

- In the serial programming mode, the power for the S1C6P366 is supplied from the VDD pin of the S1C88/S1C63 Serial Connector.
- The operating clock (1 MHz) for serial programming is supplied from the CLK pin of the S1C88/ S1C63 Serial Connector to the S1C6P366.

## A.3 Parallel Programming

## A.3.1 Parallel programming environment

Prepare a personal computer system as a host computer and the data for writing into the built-in Flash microcomputer.

#### (1) Personal computer

• IBM-PC/AT or compatible with a serial port (RS-232C)

#### (2) OS

• Windows95/98 English or Japanese version

#### (3) PROM writing tools

- S5U1C88000W1 package
- S5U1C6P366X1 package
- S5U1C6P366Y1 package

#### (4) User data (ROM data HEX file)

#### Executing HEX63xxx

Execute the HEX63xxx HEX Converter to create the ROM data HEX files (C3xxxyyy.HSA, C3xxxyyy.LSA) from the object file (C3xxxyyy.ABS).

Refer to the "S5U1C63000A Manual" for details of the HEX Converter.





Fig. A.3.1.1 HEX63xxx execution flow

#### Executing segment option data converter

Execute the SDCP366 to create the segment option PROM HEX data file (C3xxxyyy.OSA) from a segment option document file (C3xxxyyy.SDC).



Segment option PROM HEX data file

Fig. A.3.1.2 Segment option data converter execution flow

150

Copy the "SDCP366.EXE" to the current directory.

```
C>SDCP366望
```

When the above command is executed, the message shown below appears on the screen for entering a segment option document file name.

```
*** Please input SOG document file name ***
Input File Name == c3xxxyyy.sdc
```

Next, enter an output file name.

```
*** Please output SOG HEX file name ***
Output File Name == cpxxxyyy.osa@
```

The following message is displayed after the segment option PROM HEX file (CPxxxyyy.OSA) is generated.

```
Making file is completed
```

Close the MS-DOS prompt window.

The S5U1C6P366Y1 package contains the following files:

- SDCP366.EXE (Segment Option Data Converter executable file)
- CP366SEG.SDC (Recommended segment option document file)
- CP366SEG.OSA (Recommended segment option PROM HEX data file)

Refer to Section 4.7.4 "Segment option", for recommended segment option.

## A.3.2 System connection and setup for parallel programming

Connect the Universal Writer to the personal computer and install the S1C6P366 Adapter Socket to the Universal Writer.




Fig. A.3.2.1 System connection diagram

The system should be connected according to the following procedure.

- (1) Confirmation of power off status

  Make sure the power for the personal computer and the Universal Writer is switched off.
- (2) Connecting the power cable
  A dedicated power cable is included in the ROM Writer package. Connect the power cable to the AC
  IN connector on the rear panel of the ROM Writer.
- (3) Connecting the RS-232C cable
  Connect the Universal Writer and personal computer using the supplied RS-232C cable. The RS-232C
  cable is for IBM-PC/AT use (9 pins 9 pins).

Note: Secure the RS-232C cable with the connector screws to prevent malfunction.

(4) Installing the S1C6P366 Adapter Socket
Install the S1C6P366 Adapter Socket to the top connector of the Universal Writer. There is a projection
on the S1C6P366 Adapter Socket connector to prevent improper insertion. Line up the S1C6P366
Adapter Socket to fit to the notch of the Universal Writer connector.

Note: When disconnecting the S1C6P366 Adapter Socket, make sure the power for the Universal Writer is off.

(5) Confirmation of DIP switch status

Check to see that the DIP switch (DSW) located at the back panel of the Universal Writer has been set as the Figure A.3.2.2 (factory setting).

Note: Set SW1 and SW2 up, and SW3 to SW8 down.

Fig. A.3.2.2 DIP switch settings

## A.3.3 Parallel programming procedure

(1) Connecting the system

Connect the system as shown in Section A.3.2, "System connection and setup for parallel programming".

(2) Power on

Turn the personal computer on then the Universal Writer (POWER SW is located at the side panel).

(3) Checking the serial port configuration

Check to see that the serial port is assigned to COM1 in the personal computer.

(4) Preparing the Control Software and user data

Copy the following files included in the S5U1C6P366Y1 package to a folder on a hard disk drive. (The following examples assume that the files have been copied to the "C:\URW2" folder.)

S5U1C6P366Y1 package
RW63P366.EXE (English/Japanese version)
63P366.FRM

Then copy the user data (ROM data HEX file) to the same folder as above.

Note: Be aware that the Control Software may not run normally if it is located in a folder that has a name with a space included (e.g. My Documents).

(5) Starting up the Control Software

There are two methods to start up the control software.

• Execute the following command on the MS-DOS prompt window.

```
C:\URW2>RW63P366 □
```

• Double-click the RW63P366.EXE icon.

When the control software starts up, the following message is displayed.

```
UNIVERSAL ROM WRITER Ver. 3.xx
(C)COPYRIGHT 200x SEIKO EPSON CORPORATION

LOADING 63P366 FIRMWARE PROGRAM Ver. 3.xx
......
```

After displaying the message, a prompt as below is displayed.

```
63P366:
```

(6) Loading user data

Enter as below to load the code PROM HEX files (CP366xxx.HSA, CP366xxx.LSA).


```
63P366:LI CP366xxx⊒
```

Enter as below to load the segment option PROM HEX file (CP366xxx.OSA).

```
63P366:LO CP366xxx🖃
```

The S5U1C6P366Y1 package contains the recommended segment option PROM HEX data (CP366SEG.OSA).

# (7) Mounting the S1C6P366 Mount the IC as the figure below.



Note: Be aware that the IC may be damaged if parallel programming is performed by installing the IC to the S1C6P366 Adapter Socket in the wrong direction.

#### (8) Erasing PROM

Clear (erase) the contents of the PROM (code PROM and segment option PROM) and perform erase check using the following command.

63P366:ERSA /E-

"ERASE COMPLETED" is displayed when erasing has finished normally.

In a sample chip in which the PROM has not been protected, the code PROM and segment option PROM can be erased individually using the ERSI and ERSC commands, respectively. Refer to Section A.4.2, "Detailed description of the Universal ROM Writer II commands", for details.

Notes: • Inspection data is written to the PROM at shipment, so erase it once to initialize the contents.

• The PROM is protected when user data is written at Seiko Epson's factory. The protection is released after the contents have been erased by the ERSA command.

#### (9) Writing user data

Write code PROM data and verify the written data using the following command.

63P366:WI /V⊒

"WRITE COMPLETED" is displayed when writing has finished normally.

Then, write segment option PROM data and verify the written data using the following command.

63P366:WC /V4

"WRITE COMPLETED" is displayed when writing has finished normally.

#### (10) Removing the S1C6P366

154

Remove the S1C6P366 after checking that writing has finished normally. To continue writing, repeat from step (7) to step (10).

Note: Do not remove the S1C6P366 when the READY LED on the S1C6P366 Adapter Socket is not lit to prevent destruction.

### (11) Terminating the Control Software

Execute the QUIT command to terminate the control software.

63P366:Q⊒

Note: Restarting the control software after it has been terminated without the QUIT command, for instance the MS-DOS prompt window is closed, may cause an error such as "RAM CLEAR ERROR". In this case, turn the Universal Writer off once and then turn on before starting up the control software.

#### (12) Power off

Turn the Universal Writer off (POWER SW is located at the side panel) then the personal computer.

## A.4 Universal ROM Writer II (S5U1C88000W1) Specifications

## A.4.1 Outline of Universal ROM Writer II specifications

This is a PROM writer for built-in Flash microcomputers. In the onboard serial programming mode, the SIO Cable supplied with the Universal Writer or the S1C88/S1C63 Serial Connector is used to connect the Universal Writer and the user target board that has a built-in Flash microcomputer installed. In the parallel programming mode, the Universal Writer can write data to the built-in Flash microcomputer through the Adapter Socket for each model installed on it.

It is connected to the host computer (personal computer) via an RS-232C. Its writing and other operations are controlled by the personal computer.

### **Specifications of Control Section**

The following describes the switches and connectors on the Universal Writer. Figure A.4.1.1 shows an external view of the Universal Writer control section.




Fig. A.4.1.1 External view of Universal Writer control section

development tool is the old name of the product.

Table A.4.1.1 lists the functions of the control section.

Table A.4.1.1 Functions of control section

No.	Position	Marking	Name	Function
1	Top	POWER	Power on LED	This LED lights in red with the Universal Writer power on.
2	Top		Connectors for	These connectors are used to install the Adapter Socket or
			Adapter Socket or	S1C88/S1C63 Serial Connector. The Adapter Socket is required for
			S1C88/S1C63 Serial	parallel programming and the S1C88/S1C63 Serial Connector is
			Connector	required for serial programming. Turn the power off before installing
				or removing the Adapter Socket or S1C88/S1C63 Serial Connector.
3	Side	POWER	Power switch	This is the power on/off switch of the Universal Writer.
				Power on with I; power off with O.
4	Side	FUSE	Fuse holder A 1 A cartridge fuse is included.	
5	Rear	AC IN	Power input connector	This is the connector for the power cable.
6	Rear	RS232C	RS-232C connector	This is the connector for the RS-232C cable.
				Secure the cable connector with the screws on the cable connector.
7	Rear	P2	SIO connector	This is the connector for the SIO cable. The SIO cable is necessary for
				serial programming.
8	Rear	Vss,TXD,RXD,	Check pins	These pins are connected to the Vss, TXD, RXD, CLK, SCLK and the
		CLK,SCLK,VPP		VPP signals in the SIO interface.
9	Rear	DSW	DIP switch	This switch is used to set the transmission rate.
				It has been set to 9600 bps at the factory.

## A.4.2 Detailed description of the Universal ROM Writer II commands

This section explains the commands which can be used in RW63P366.

The following symbols have been used in the explanation:

\_ indicates space

A parameter enclosed by [] can be omitted

, indicates selection item

■ indicates Enter key

## 1 WRITE command (code PROM) for parallel programming

Operation: WI [ \_ / V ] 🗔

Option: /V...... Verifies data from the code PROM start address after writing.

Description: The buffer RAM data in the PROM writer is written to the code PROM area in the

S1C6P366 on the socket. The accessed code PROM address is displayed during writing.

Option specification should be done every time the command is executed.

Example: WI ...... Writes data to the code PROM. Data is not verified.

## 2 WRITE command (segment option PROM) for parallel programming

Operation: WC [ \_ / V ] 🖪

Option: /V............... Verifies data from the segment option PROM start address after writing.

Description: The buffer RAM data in the PROM writer is written to the segment option PROM area in

the S1C6P366 on the socket. The accessed segment option PROM address is displayed

during writing.

Option specification should be done every time the command is executed.

Example: WC ........... Writes data to the segment option PROM. Data is not verified.

## 3 READ command (code PROM) for parallel programming

Operation: RI[ /V]

Option: /V...... Verifies data from the code PROM start address after reading.

Description: The contents of the code PROM in the S1C6P366 on the socket are read to the buffer RAM

in the PROM writer. The accessed code PROM address is displayed during reading.

Option specification should be done every time the command is executed.

Example: RII ............... Reads the contents of the code PROM to the buffer RAM in the PROM writer.

Data is not verified.

## 4 READ command (segment option PROM) for parallel programming

Operation: RC [ \_ / V ] 🖃

Option: /V...... Verifies data from the segment option PROM start address after reading.

Description: The contents of the segment option PROM in the S1C6P366 on the socket are read to the

buffer RAM in the PROM writer. The accessed segment option PROM address is displayed

during reading.

Option specification should be done every time the command is executed.

Example: RC⊒ ............. Reads the contents of the segment option PROM to the buffer RAM in the

PROM writer. Data is not verified.

## 5 VERIFY command (code PROM) for parallel programming

Operation: VI

Description: Verifies the contents of the code PROM in the S1C6P366 on the socket and the contents of the

buffer RAM in the PROM writer. The accessed code PROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the code PROM and the buffer RAM data are displayed. To resume verification, press <a href="Enter">Enter</a>.

## 6 VERIFY command (segment option PROM) for parallel programming

Operation: VC ...

Description: Verifies the contents of the segment option PROM in the S1C6P366 on the socket and the

contents of the buffer RAM in the PROM writer. The accessed segment option PROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the segment option PROM and the buffer RAM data are

displayed. To resume verification, press Enter.

## 7 ERASE command (code PROM) for parallel programming

Operation:  $ERSI[_/E]$ 

Option: /E ...... Performs erase check from the code PROM start address after erasing.

Description: Erases the code PROM in the S1C6P366 on the socket.

Option specification should be done every time the command is executed.

## 8 ERASE command (segment option PROM) for parallel programming

Operation:  $ERSC[_/E]$ 

Option: /E ...... Performs erase check from the segment option PROM start address after

erasing.

*Description:* Erases the segment option PROM in the S1C6P366 on the socket.

Option specification should be done every time the command is executed.

## 9 ERASE ALL command for parallel programming

Operation: ERSA [ \_ / E ] 🖃

Option: /E ...... Perform erase check after erasing.

Description: Erases the code PROM and segment option PROM in the S1C6P366 on the socket and then

removes write protect.

## 10 ERASE CHECK command (code PROM) for parallel programming

Operation: **EI** 

Description: Checks that the code PROM in the S1C6P366 on the socket has been erased. The code

PROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the code PROM are displayed. To resume erase check,

press Enter.

## 11 ERASE CHECK command (segment option PROM) for parallel programming

*Operation:* **EC** ■

Description: Checks that the segment option PROM in the S1C6P366 on the socket has been erased. The

segment option PROM address is displayed during checking. When an error occurs, erase check stops. At this time, the <u>address</u> and data of the segment option PROM are displayed.

To resume erase check, press Enter.

## 12 PROTECT command for parallel programming

*Operation:* PROTECT ■

*Description:* Sets the protect bit of the PROM in the S1C6P366 on the socket.

When the protect bit has been set, execution of all the commands except for ERSA are

disabled.

## 13 WRITE command (code PROM) for serial programming

Operation: FWI [ \_ / V ] 🖪

Option: /V...... Verifies data from the code PROM start address after writing.

Description: The buffer RAM data in the PROM writer is written to the S1C6P366 code PROM on the

target board connected to the PROM writer. The accessed code PROM address is displayed

during writing.

Option specification should be done every time the command is executed.

Example: FWI 🗷 ......... Writes data to the code PROM. Data is not verified.

## 14 WRITE command (segment option PROM) for serial programming

Operation: **FWC** [ \_ / V ] •

Option: /V............... Verifies data from the segment option PROM start address after writing.

Description: The buffer RAM data in the PROM writer is written to the S1C6P366 segment option PROM

on the target board connected to the PROM writer. The accessed segment option PROM

address is displayed during writing.

Option specification should be done every time the command is executed.

Example: FWC ........... Writes data to the segment option PROM. Data is not verified.

## 15 READ command (code PROM) for serial programming

Operation: FRI [ \_ / V ] •

Option: /V...... Verifies data from the code PROM start address after reading.

Description: The contents of the S1C6P366 code PROM on the target board connected to the PROM

writer are read to the buffer RAM in the PROM writer. The accessed code PROM address is

displayed during reading.

Option specification should be done every time the command is executed.

Example: FRI .......... Reads the contents of the code PROM to the buffer RAM in the PROM writer.

Data is not verified.

## 16 READ command (segment option PROM) for serial programming

Operation: FRC [ \_ / V ] •

Option: /V...... Verifies data from the segment option PROM start address after reading.

Description: The contents of the S1C6P366 segment option PROM on the target board connected to the

PROM writer are read to the buffer RAM in the PROM writer. The accessed segment option

PROM address is displayed during reading.

Option specification should be done every time the command is executed.

Example: FRC ........... Reads the contents of the segment option PROM to the buffer RAM in the

PROM writer. Data is not verified.

## 17 VERIFY command (code PROM) for serial programming

Operation: **FVI** 

Description: Verifies the contents of the S1C6P366 code PROM on the target board connected to the

PROM writer and the contents of the buffer RAM in the PROM writer. The accessed code PROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the code PROM and the buffer RAM data are displayed.

To resume verification, press Enter.

## 18 VERIFY command (segment option PROM) for serial programming

Operation: **FVC** 

Description: Verifies the contents of the S1C6P366 segment option PROM on the target board connected

to the PROM writer and the contents of the buffer RAM in the PROM writer. The accessed segment option PROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the segment option PROM and the

buffer RAM data are displayed. To resume verification, press Enter

## 19 ERASE command (code PROM) for serial programming

Operation: FERSI [ \_ / E ] □

Option: /E ...... Performs erase check from the code PROM start address after erasing.

Description: Erases the S1C6P366 code PROM on the target board connected to the PROM writer.

Option specification should be done every time the command is executed.

## 20 ERASE command (segment option PROM) for serial programming

Operation: FERSC [ \_ / E ]

Option: /E ...... Performs erase check from the segment option PROM start address after

erasing.

Description: Erases the S1C6P366 segment option PROM on the target board connected to the PROM

writer. Option specification should be done every time the command is executed.

## 21 ERASE ALL command for serial programming

Operation: FERSA [ \_ / E ] 🖃

Option: /E ...... Perform erase check after erasing.

Description: Erases the code PROM and segment option PROM in the S1C6P366 on the target board

connected to the PROM writer and then removes write protect.

## 22 ERASE CHECK command (code PROM) for serial programming

Operation: FEI

Description: Checks that the S1C6P366 code PROM on the target board connected to the PROM writer

has been erased. The code PROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the code PROM are dis-

S1C6P366 TECHNICAL MANUAL

played. To resume erase check, press Enter.

## 23 ERASE CHECK command (segment option PROM) for serial programming

*Operation:* **FEC** 

Description: Checks that the S1C6P366 segment option PROM on the target board connected to the

PROM writer has been erased. The segment option PROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the

segment option PROM are displayed. To resume erase check, press Enter.

## 24 PROTECT command for serial programming

Operation: FPROTECT

Description: Sets the protect bit of the S1C6P366 PROM on the target board connected to the PROM

writer.

When the protect bit has been set, execution of all the commands except for FERSA are

disabled.

## 25 LOAD command (for code PROM file)

Operation: LI \_ file name

Option: file name ..... File name to be loaded (without extension)

Description: The specified code PROM file is loaded in the host computer and transferred to the PROM

writer. This command loads two code PROM files converted by the HEX63xxx (high-order HEX data file and low-order HEX data file) for the code PROM. The file name should be

specified without the extension.

Example: LI\_C3358001 □ ..... Loads the C3358001.HSA and C3358001.LSA files.

## 26 LOAD command (for segment option PROM file)

Operation: LO \_ file name

Option: file name ..... File name to be loaded (without extension)

Description: The specified segment option PROM file is loaded in the host computer and transferred to

the PROM writer. This command loads a segment option PROM file changed by the

SDCP366. The file name should be specified without the extension.

Example: LO\_CP366001 □ ..... Loads the CP366001.OSA file.

## 27 SAVE command (for code PROM file)

Operation: SI \_ file name 🗵

Option: file name ..... File name to be saved (without extension)

Description: Saves the code PROM data in the buffer RAM of the PROM writer into two files, a high-

order data file with the specified name and .HSA extension and a low-order data file with the specified name and .LSA extension. The file name should be specified without the

extension.

Example: SI\_C3358001 ..... Saves the code PROM data into the C3358001.HSA and C3358001.LSA

files.

## 28 SAVE command (for segment option PROM file)

Operation: SO file name

Option: file name ..... File name to be saved (without extension)

Description: Saves the segment option PROM data in the buffer RAM of the PROM writer into a file

with the specified name and .OSA extension. The file name should be specified without the

extension.

Example: SO\_CP366001 ..... Saves the segment option PROM data into the CP366001.OSA file.

## 29 DUMP command (for code PROM)

Operation: DI [ \_ address 1 [ \_ address 2 ] ] [\_/L, /H] -

Option: address 1 ..... Dump start address

Can be specified within the range of 0000H to 3FE0H in 20H units.

address 2 ..... Dump end address

Can be specified within the range of 001FH to 3FFFH in 20H units.

/L ...... Displays low-order 8 bit data only (corresponding to C3xxxyyy.LSA) /H ...... Displays high-order 5 bit data only (corresponding to C3xxxyyy.HSA)

*Description:* Displays the code PROM data in the buffer RAM with the specified format.

When address 1 and address 2 have been specified, data from address 1 to address 2 is displayed. When address 1 only has been specified, data for the screen size from address 1 is displayed. When both address 1 and address 2 have been omitted, data for the screen size is displayed from the address that follows the previously displayed end address (default address is 00000H).

When the /L and /H options have been omitted, PROM image data is displayed in 13-bit units. When /L has been specified, the low-order 8 bit data is displayed in the

C3xxxyyy.LSA HEX file image. When /H has been specified, the high-order 5 bit data is displayed in the C3xxxyyy.HSA HEX file image. When /L or /H has been specified, the addresses are displayed according to the file.

Option specification should be done every time the command is executed.

Examples: DI\_0\_1F . Displays the RAM data corresponding to the code PROM addresses 0 to 1F.

00000 1FF0 1EF1 1DF2 1CF3 1BF4 1AF5 19F6 18F7 00008 17F8 16F9 15FA 14FB 13FC 12FD 11FE 10FF

:

00018 1F78 1F69 1F5A 1F4B 1F3C 1F2D 1F1E 1F0F

DI\_0\_/L .. Displays data corresponding to the C3xxxyyy.LSA HEX file from address 0.

:

## 30 DUMP command (for segment option PROM)

Operation: DC [ address 1 [ address 2 ] ] [\_/C] [

Option: address 1 ..... Dump start address

Can be specified within the range of 0000H to 03E0H in 20H units.

address 2 ..... Dump end address

Can be specified within the range of 001FH to 03FFH in 20H units.

/C..... Displays in HEX file (C3xxxyyy.SSA) format

Description: Displays the segment option PROM data in the buffer RAM with the specified format.

When address 1 and address 2 have been specified, data from address 1 to address 2 is displayed. When address 1 only has been specified, data for the screen size from address 1 is displayed. When both address 1 and address 2 have been omitted, data for the screen size is displayed from the address that follows the previously displayed end address (default address is 00000H).

When /C has been omitted, PROM image data is displayed in 4-bit units. When /C has been specified, data is displayed in the C3xxxyyy.SSA HEX file image.

Examples: DC\_100\_1FF ...... Displays data from address 100 to address 1FF in PROM image.

DC\_0000\_/C= ...... Displays data from address 0 in HEX file image.

00000 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F

00010 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F

:

000F0 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F

#### 31 LOGGING command

Operation: LOG \_ file name

LOG \_ /E 🛚

Option: file name ..... File name to be logged for screen data, file extension included

/E ..... Terminates data logging.

Description: Data that has been displayed on the screen are saved to a file with the specified file name.

The command is terminated by entering LOG\_/E.

Examples: LOG\_c3358001.dat ..... After this, data that will be displayed on the screen will be

saved in the C3358001.DAT file.

LOG\_/E .....Logging is terminated, and data after this will not be saved.

#### 32 MACRO execution command

Operation: MAC \_ file name

Option: file name ..... Macro file name including file extension

Description: Reads the specified macro file in which commands have been recorded and executes the

commands.

Example: MAC\_c3358.mac .....The macro file C3358.MAC is loaded and the commands

included in the file are executed.

When the file contains the commands indicated at the left, the code PROM data is loaded and written to the code PROM.

#### 33 COMMAND HISTORY

Operation:

Description: Previously input commands are displayed. A command displayed can be re-executed by

selecting with or and pressing Enter. Up to 20 commands can be stored in the buffer.

#### 34 TEMPLATE

Operation:

f1

Description:

Previously input command can be re-displayed. Pressing f1 displays the characters of the command one by one, and pressing f3 displays all the characters at once.

Example:

When LI\_C3358001 has been input previously.

...... Pressing  $\boxed{\mathbf{f1}}$  displays the characters one by one.

f3

DOS -

LI\_C3358001 ....... Pressing f3 displays all the characters at once.

#### 35 DOS command

Operation:

Description: Returns to DOS temporally. To return from DOS, enter EXIT.

Example:

63P366:DOS₫

C> ..... Returns to DOS.

C>EXIT

63P366: ..... Entering EXIT returns to the program.

#### 36 HELP command

Operation:

**HELP** 

Description:

Command list is displayed.

## 37 QUIT command

Operation:

QП

Description:

Terminates the program and returns to DOS.

## A.4.3 List of commands

		mmunus	
No.	Item	Operation	Function
1	Parallel	WI [_/V] 🕘	Writes the RAM data to the code PROM on the socket.
2	writing	WC [_/V] <b>□</b>	Writes the RAM data to the segment option PROM on the
			socket.
3	Parallel	RI [_/V] 🗓	Reads data from the code PROM on the socket to the RAM.
4	reading	RC [_/V] 🗓	Reads data from the segment option PROM on the socket to
			the RAM.
5	Parallel	VIJ	Compares data between the code PROM on the socket and the
	verification		RAM.
6		VC	Compares data between the segment option PROM on the
			socket and the RAM.
7	Parallel	ERSI [_/E] 🖳	Erases the code PROM on the socket.
8	erasing	ERSC [_/E] 🗓	Erases the segment option PROM on the socket.
9		ERSA [_/E]	Erases the code PROM and segment option PROM on the
			socket and removes write protect.
10	Parallel	EIU	Performs erase check for the code PROM on the socket.
11	erase check	EC	Performs erase check for the segment option PROM on the
	cruse eneck	EC =	socket.
12	Parallel	PROTECT	Protects the PROM on the socket.
13	protection		and I told on the sound.
14	Serial	FWI [_/V] •	Writes the RAM data to the code PROM on the target board.
15	writing	FWC [_/V] •	Writes the RAM data to the segment option PROM on the
13	writing	1 WC [_] V ] E	target board.
16	Serial	FRI [_/V]-	Reads data from the code PROM on the target board to the RAM.
17	reading	FRC [_/V] 🕘	Reads data from the segment option PROM on the target
1 /	reading	TRC [_/ v] =	board to the RAM.
18	Serial	FVI	Compares data between the code PROM on the target board
10	verification	1 112	and the RAM.
19	verification	FVC	Compares data between the segment option PROM on the
19		rvce	target board and the RAM.
20	Serial	FERSI [_/E] 🕘	Erases the code PROM on the target board.
20	erasing	FERSC [_/E] [_	Erases the code PROM on the target board.  Erases the segment option PROM on the target board.
21	crasing	FERSA [_/E] =	Erases the code PROM and segment option PROM on the
21		TEROM [_/E]	target board and removes write protect.
22	Serial erase	FEI₽	Performs erase check for the code PROM on the target board.
23	check	FECU	Performs erase check for the segment option PROM on the
23	CHECK	The distribution of the state o	target board.
24	Serial	FPROTECT 4	Protects the PROM on the target board.
27	protection	TIROTECT	Trocets the FROM on the target board.
25	Loading	LI_file name 🗓	Loads code PROM files from the host computer to the PROM
23	from file	Li_ine name	writer.
26	1101111111	LO_file name	Loads a segment option PROM file from the host computer to
20		LO_ITIC HAITICE	the PROM writer.
27	Soving to	SI file name	Saves the code PROM data in the PROM writer as two files in
21	Saving to	Si_inc name	
20	file	SO_file name	the host computer.  Saves the segment option PPOM data in the PPOM writer as
28		SO_me name =	Saves the segment option PROM data in the PROM writer as a file in the host computer.
20	Dumm	DII addragal [ adraga2]] [ // // //	1
29	Dump	DI [_address1 [_address2]] [_/H,/L]	Dumps (displays) the code PROM data in the RAM.
30	Lagais -	DC [_address1 [_address2]] [_/C]   LOG_file name	Dumps (displays) the segment option PROM data in the RAM.
31	Logging		Saves data displayed on the screen.
22	Marin	LOG_/E   MAC_file name	Terminates by /E.  Executes the commands recorded in the macro file.
32	Macro		
33	History		Displays the commands that have been input.
34	Template		Displays the previously input command.
35	DOS	DOS	Returns to DOS temporally.
26	HEI D	EXIT	Returns from DOS by entering EXIT.
36	HELP	HELP-	Displays list of commands.
37	QUIT	QP	Terminates the program and returns to DOS.

- $\bullet$   $\_$  indicates space key.
- A parameter enclosed by [] can be omitted.
- , indicates selection item.

- $\square$  indicates  $\overline{\text{Enter}}$  key.
- Loading and saving file names must not include extension.

165

• Logging and macro file names must include extension.

# A.4.4 Universal ROM Writer II error messages

Error mes	ssage		Description
PROM WRITER NO		ER ON	The PROM writer does not respond when a start-up check command is
			issued.
SUM CHECK ERRO	R		An IPL checksum error has occurred in the PROM writer.
RAM R/W ERROR			An error has occurred during R/W check for the RAM.
FILE DATA FORM	IAT ERF	ROR	There is an error in the data format of the file to be transferred.
FILE DATA SUMC	HECK E	ERROR	There is an error in the checksum data of the file.
COMMUNICATION	ERROR	1	The PROM writer does not respond when a command is issued from the
			host computer.
			The PROM writer sent NAK to the host computer.
			The host computer sent NAK to the PROM writer.
COMMUNICATION	ERROR	2	The S1C6P366 on the target board does not respond or sent NAK to the
			PROM writer.
COMMUNICATION	ERROR	3	The S1C6P366 on the target board returns an incorrect command when a
			command is issued from the PROM writer.
WRITE ERROR			An error has occurred during writing data to the PROM (on the socket or
ADDRESS	PROM	: RAM	target board).
XXX	XXX	XXX	An error has occurred during checking after writing.
WRITE ERROR			
ADDRESS	PROM	: RAM	
XXX	X	X	
VERIFY ERROR			A verification error has occurred.
ADDRESS	PROM	: RAM	
XXX	XXX	XXX	
VERIFY ERROR			
ADDRESS	DR∩M	: RAM	
XXX	X	X	
ERASE ERROR			Data bit other than "1" has been detected during erase check.
ADDRESS	PROM		
XXX	XXX		
ERASE ERROR			
ADDRESS	PROM		
XXX	X		Input format is incorrect.
COMMAND ERROR			Option is incorrect.
ETTE NOT ECTIVE	`		-
FILE NOT FOUND	,		The specified file is not found.

## A.5 Flash EEPROM Programming Notes

- (1) The programing voltage of the S1C6P366 PROM must be 5 V.
- (2) Since PROM programming uses a 5-V power source, be careful of the voltage ratings of the parts on the target board.
- (3) Make sure that the READY LED on the S1C88/S1C63 Serial Connector or S1C6P366 Adapter Socket is lit when connecting (mounting) or disconnecting (removing) the target board (S1C6P366).
- (4) When performing serial programming using the Universal Writer, turn the power of the target board off since the PROM programing power (5 V) is supplied from the Universal Writer.
- (5) Make sure the personal computer is off before connecting or disconnecting the PROM Writer.
- (6) After connecting the PROM Writer to the serial port of the personal computer, secure the RS-232C cable with the connector screws.
- (7) The QUIT command should be executed to terminate the Universal Writer Control Software.

# APPENDIX B S5U1C63000P MANUAL


# (Peripheral Circuit Board for S1C63158/358/P366)

This manual describes how to use the Peripheral Circuit Board for the S1C63158/358/P366 (S5U1C63000P), which provides emulation functions when mounted on the debugging tool for the S1C63 Family of 4-bit single-chip microcomputers, the ICE (S5U1C63000H1/S5U1C63000H2).

This description of the S1C63 Family Peripheral Circuit Board (S5U1C63000P) provided in this document assumes that circuit data for the S1C63158/358/P366 has already been downloaded to the board. For information on downloading various circuit data and on common board specifications, please see the S5U1C63000P Manual (S1C63 Family Peripheral Circuit Board) included with the product. Please refer to the user's manual provided with your ICE for detailed information on its functions and method of use.

## **B.1** Names and Functions of Each Part

The following explains the names and functions of each part of the board (S5U1C63000P).



#### (1) VLCD

You can turn this control to adjust the LCD drive power supply voltage. However, in the actual IC, LCD drive power supply voltage cannot be adjusted.

#### (2) VSVD

This control allows you to vary the power supply voltage artificially in order to verify the operation of the power supply voltage detect function (SVD). Keep in mind that a single control position indicates two voltage values.

SVD levels	0	1	2	3	4	5	6	7
	8	9	10	11	12	13	14	15

(For example, SVD levels 0 and 8 are at the same control position.)

#### (3) Register monitor LEDs


These LEDs correspond one-to-one to the registers listed below. The LED lights when the data is logic "1" and goes out when the data is logic "0".

VDC, OSCC, CLKCHG, DBON, HLON, VDSEL, VADSEL, SVDS0-3, SVDON, LPWR, VCCHG

### (4) Register monitor pins

These pins correspond one-to-one to the registers listed below. The pin outputs a high for logic "1" and a low for logic "0".

N	<b>Monitor</b>		LED	
Pin No.	Name	LED No.	Name	
1	DONE *1	1	DONE *1	
2	VDC	2	VDC	
3	OSCC	3	OSCC	
4	CLKCHG	4	CLKCHG	
5	DBON *2	5	DBON *2	
6	_	6	_	
7	VDSEL	7	VDSEL	
8	VADSEL	8	VADSEL	
9	SVDS0	9	SVDS0	
10	SVDS1	10	SVDS1	
11	SVDS2	11	SVDS2	
12	SVDS3	12	SVDS3	
13	SVDON	13	SVDON	
14	LPWR	14	LPWR	
15	VCCHG	15	VCCHG	
16	_	16	_	



<sup>\*1</sup> DONE: The monitor pin outputs a high while the LED lights when initialization of this board completes without problems.


## (5) CR oscillation frequency adjusting control

When OSC1 and OSC3 respectively are set for a CR oscillation circuit and a CR/ceramic oscillation circuit by a mask option, this control allows you to adjust the oscillation frequency. The oscillation frequency can be adjusted in the range of approx. 20 kHz to 500 kHz for OSC1 and approx. 100 kHz to 100 kHz to 100 kHz for OSC3. Note that the actual IC does not operate with all of these frequencies; consult the technical manual for the 100 kHz for OSC3.

$\Theta$	OSC1 rough adjustment
$\Theta$	OSC1 fine adjustment
$\Theta$	← OSC3 rough adjustment
$\Theta$	← OSC3 fine adjustment

#### (6) CR oscillation frequency monitor pins

These pins allow you to monitor the clock waveform from the CR oscillation circuit with an oscilloscope. Note that these pins always output a signal waveform whether or not the oscillation circuit is operating.



S1C6P366 TECHNICAL MANUAL EPSON 169

<sup>\*2</sup> DBON: Used for the S1C63158 and S1C6P366.

## (7) RESET switch

This switch initializes the internal circuits of this board and feeds a reset signal to the ICE.

### (8) Monitor pins and external part connecting socket

These parts are currently unused.

#### (9) CLK and PRG switch

If power to the ICE is shut down before circuit data downloading is complete, the circuit configuration in this board will remain incomplete, and the debugger may not be able to start when you power on the ICE once again. In this case, temporarily power off the ICE and set CLK to the 32K position and the PRG switch to the Prog position, then switch on power for the ICE once again. This should allow the debugger to start up, allowing you to download circuit data. After downloading the circuit data, temporarily power off the ICE and reset CLK and PRG to the LCLK and the Norm position, respectively. Then power on the ICE once again.

### (10) IOSEL2

When downloading circuit data, set IOSEL2 to the "E" position. Otherwise, set to the "D" position.

#### (11) VC5

Unused.

# **B.2** Connecting to the Target System

To connect this board (S5U1C63000P) to the target system, use the I/O connecting cables supplied with the board (80-pin/40-pin  $\times$  2, 100-pin/50-pin  $\times$  2, flat type). Take care when handling the connectors, since they conduct electrical power (VDD = +3.3 V).




Fig. B.2.1 Connecting the S5U1C63000P to the target system

Table B.2.1 I/O connector pin assignment

40-pin CN1-1 connector		40-pin CN1-2 connector		50-pi	50-pin CN2-1 connector		50-pin CN2-2 connector	
No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name	
1	VDD (=3.3 V)	1	VDD (=3.3 V)	1	VDD (=3.3 V)	1	VDD (=3.3 V)	
2	VDD (=3.3 V)	2	VDD (=3.3 V)	2	VDD (=3.3 V)	2	VDD (=3.3 V)	
3	K00	3	R00	3	SEG0 (DC)	3	Cannot be connected	
4	K01	4	R01	4	SEG1 (DC)	4	Cannot be connected	
5	K02	5	R02	5	SEG2 (DC)	5	Cannot be connected	
6	K03	6	R03	6	SEG3 (DC)	6	Cannot be connected	
7	K10	7	R10	7	SEG4 (DC)	7	Cannot be connected	
8	K11	8	R11	8	SEG5 (DC)	8	Cannot be connected	
9	K12	9	R12	9	SEG6 (DC)	9	Cannot be connected	
10	K13	10	R13	10	SEG7 (DC)	10	Cannot be connected	
11	Vss	11	Vss	11	Vss	11	Vss	
12	Vss	12	Vss	12	Vss	12	Vss	
13	P00	13	R20	13	SEG8 (DC)	13	Cannot be connected	
14	P01	14	R21	14	SEG9 (DC)	14	Cannot be connected	
15	P02	15	R22	15	SEG10 (DC)	15	Cannot be connected	
16	P03	16	R23	16	SEG11 (DC)	16	Cannot be connected	
17	P10	17	Cannot be connected	17	SEG12 (DC)	17	Cannot be connected	
18	P11	18	Cannot be connected	18	SEG13 (DC)	18	Cannot be connected	
19	P12	19	Cannot be connected	19	SEG14 (DC)	19	Cannot be connected	
20	P13	20	Cannot be connected	20	SEG15 (DC)	20	Cannot be connected	
21	VDD (=3.3 V)	21	VDD (=3.3 V)	21	VDD (=3.3 V)	21	VDD (=3.3 V)	
22	VDD (=3.3 V)	22	VDD (=3.3 V)	22	VDD (=3.3 V)	22	VDD (=3.3 V)	
23	P20	23	BZ	23	SEG16 (DC)	23	Cannot be connected	
24	P21	24	Cannot be connected	24	SEG17 (DC)	24	Cannot be connected	
25	P22	25	Cannot be connected	25	SEG18 (DC)	25	Cannot be connected	
26	P23	26	Cannot be connected	26	SEG19 (DC)	26	Cannot be connected	
27	P30	27	Cannot be connected	27	SEG20 (DC)	27	Cannot be connected	
28	P31	28	Cannot be connected	28	SEG21 (DC)	28	Cannot be connected	
29	P32	29	Cannot be connected	29	SEG22 (DC)	29	Cannot be connected	
30	P33	30	Cannot be connected	30	SEG23 (DC)	30	Cannot be connected	
31	Vss	31	Vss	31	Vss	31	Vss	
32	Vss	32	Vss	32	Vss	32	Vss	
33	P40	33	Cannot be connected	33	SEG24 (DC)	33	Cannot be connected	
34	P41	34	Cannot be connected	34	SEG25 (DC)	34	Cannot be connected	
35	P42	35	Cannot be connected	35	SEG26 (DC)	35	Cannot be connected	
36	P43	36	Cannot be connected	36	SEG27 (DC)	36	Cannot be connected	
37	VREF	37	Cannot be connected	37	SEG28 (DC)	37	Cannot be connected	
38	K20	38	RESET	38	SEG29 (DC)	38	Cannot be connected	
39	Vss	39	Vss	39	SEG30 (DC)	39	Cannot be connected	
40	Vss	40	Vss	40	SEG31 (DC)	40	Cannot be connected	
	1.55		. 55	41	VDD (=3.3 V)	41	V <sub>DD</sub> (=3.3 V)	
				42	VDD (=3.3 V)	42	VDD (=3.3 V)	
				43	Cannot be connected	43	Cannot be connected	
				44	Cannot be connected	44	Cannot be connected	
				45	Cannot be connected	45	Cannot be connected	
				46	Cannot be connected	46	Cannot be connected	
				47	Cannot be connected  Cannot be connected	47	Cannot be connected  Cannot be connected	
				48	Cannot be connected	48	Cannot be connected	

\* Connectors CN2-1 and CN2-2 are used when the SEG pins are set for DC output with a mask option.

49

50

Cannot be connected

Cannot be connected

49

50

Cannot be connected

Cannot be connected

## **B.3** Usage Precautions

To ensure correct use of this board (S5U1C63000P), please observe the following precautions.

## **B.3.1** Operational precautions

- (1) Before inserting or removing cables, turn off power to all pieces of connected equipment.
- (2) Do not turn on power or load mask option data if all of the input ports (K00–K03) are held low. Doing so may activate the multiple key entry reset function.
- (3) Before debugging, always be sure to load mask option data.

## B.3.2 Differences with the actual IC

### (1) Differences in I/O

#### <Interface power supply>

This board and target system interface voltage is set to +3.3 V. To obtain the same interface voltage as in the actual IC, attach a level shifter circuit, etc. on the target system side to accommodate the required interface voltage.

#### <Each output port's drive capability>

The drive capability of each output port on this board is higher than that of the actual IC. When designing application system and software, refer to the technical manual for the S1C63158/358/P366 to confirm each output port's drive capability.

#### <Each port's protective diode>

All I/O ports incorporate a protective diode for VDD and Vss, and the interface signals between this board and the target system are set to +3.3 V. Therefore, this board and the target system cannot be interfaced with voltages exceeding VDD by setting the output ports for open-drain mode.

#### <Pull-up resistance value>

The pull-up resistance values on this board are set to 220 k $\Omega$  which differ from those for the actual IC. For the resistance values on the actual IC, refer to the technical manual for the S1C63158/358/P366. Note that when using pull-up resistors to pull the input pins high, the input pins may require a certain period to reach a valid high level. Exercise caution if a key matrix circuit is configured using a combination of output and input ports, since rise delay times on these input ports differ from those of the actual IC.

#### (2) Differences in current consumption

The amount of current consumed by this board differs significantly from that of the actual IC. Inspecting the LEDs on this board may help you keep track of approximate current consumption. The following factors/components greatly affect device current consumption:

#### <Those which can be verified by LEDs and monitor pins>

- a) Run and Halt execution ratio (verified by LEDs and monitor pins on the ICE)
- b) CPU operating voltage select circuit (VDC)
- c) OSC3 oscillation on/off circuit (OSCC)
- d) CPU clock change circuit (CLKCHG)
- e) ×2 boost on/off circuit (DBON)
- f) Power supply select circuit for oscillator-system voltage-regulating circuit (VDSEL)
- g) Power supply select circuit for A/D converter circuit (VADSEL)
- h) SVD circuit on/off circuit (SVDON)
- i) LCD power supply on/off circuit (LPWR)
- j) LCD constant-voltage change circuit (VCCHG)

#### <Those that can only be counteracted by system or software>

- k) Current consumed by the internal pull-up resistors
- l) Input ports in a floating state


#### (3) Functional precautions

#### <LCD power supply circuit>

There is a finite delay time from the point at which the LCD power supply circuit (LPWR) turns on until an LCD drive waveform is output. On this board, this delay is set to approx. 125 msec, which differs from that of the actual IC. Refer to the technical manual for the S1C63158/358/P366.

#### <Differences in LCD drive waveform>

If the LCD is set for static output (STCD register = "1"), the LCD drive waveform on this board and that of the actual IC will differ in the following respects (for 1/3 bias only).



#### <SVD circuit>

- Although the S1C63158/358/P366 has a function for detecting externally sourced voltages, this board is unable to detect externally sourced voltages. The SVD function is realized by artificially varying the power supply voltage using the VSVD control on this board.
- There is a finite delay time from when the power to the SVD circuit turns on until actual detection of the voltage. On this board, this delay is set to 61– $92~\mu sec$ , which differs from that of the actual IC. Refer to the technical manual for the S1C63158/358/P366 when setting the appropriate wait time for the actual IC.

#### <Oscillation circuit>

- A wait time is required before oscillation stabilizes after the OSC3 oscillation control circuit (OSCC) is turned on. On this board, even when OSC3 oscillation is changed (CLKCHG) without a wait time, OSC3 will function normally. Refer to the technical manual for the S1C63158/358/P366 when setting the appropriate wait time for the actual IC.
- Use separate instructions to switch the clock from OSC3 to OSC1 and to turn off the OSC3 oscillation circuit. If executed simultaneously with a single instruction, these operations, although good with this board, may not function properly well with the actual IC.
- Because the logic level of the oscillation circuit is high, the timing at which the oscillation starts on this board differs from that of the actual IC.
- This board contains oscillation circuits for OSC1 and OSC3. Keep in mind that even though the actual IC may not have a resonator connected to its OSC3, its emulator can operate with the OSC3 circuit.
- Do not turn on the OSC3 oscillation circuit when the voltage-regulating circuit for high-speed operation remains idle.

#### <Access to undefined address space>

If any undefined space in the S1C63158/358/P366's internal ROM/RAM or I/O is accessed for data read or write operations, the read/written value is indeterminate. Additionally, it is important to remain aware that indeterminate state differs between this board and the actual IC. Note that the ICE (S5U1C63000H1/S5U1C63000H2) incorporates the program break function caused by accessing to an undefined address space.

#### <Reset circuit>

Keep in mind that the operation sequence from when the ICE and this board are powered on until the time at which the program starts running differs from the sequence from when the actual IC is powered on till the program starts running. This is because this board becomes capable of operating as a debugging system after the user program and optional data are downloaded. When operating the ICE after placing it in free-running mode, always apply a system reset. A system reset can be performed by pressing the reset switch on this board, by a reset pin input, or by holding the input ports low simultaneously.

#### <Internal power supply circuit>

- Although this board contains VDC, DBON, HLON, VDSEL, and VADSEL registers, it does not actually exercise power supply control by these registers. Be sure to refer to the technical manual for the S1C63158/358/P366 when setting the correct voltage. Also, when switching the control voltages, consult the technical manual to determine the appropriate wait time to be inserted.
- Although this board has a control (VLCD) for adjusting the LCD drive voltage, the actual IC does not have this capability. Note that the LCD drive voltage on this board may not be identical to that on the actual IC.
- Since the usable operating frequency range depends on the device's internal operating voltage, consult the technical manual for the S1C63158/358/P366 to ensure that the device will not be operated with an inappropriate combination of the operating frequency and the internal power supply.

#### <Differences in I/O registers>

Although the register bit D1 (address FF01H) is always set to 0 when read out, it operates as a read/write register on this board. Take care to avoid writing a 1 to this bit.

# **EPSON**

# **International Sales Operations**

#### AMERICA

#### EPSON ELECTRONICS AMERICA, INC.

#### - HEADQUARTERS -

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

#### - SALES OFFICES -

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A.

Phone: +1-310-955-5300 Fax: +1-310-955-5400

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A.

Phone: +1-815-455-7630 Fax: +1-815-455-7633

#### **Northeast**

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-781-246-3600 Fax: +1-781-246-5443

#### Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A.

Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

#### **EUROPE**

#### **EPSON EUROPE ELECTRONICS GmbH**

#### - HEADQUARTERS -

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

#### DÜSSELDORF BRANCH OFFICE

Altstadtstrasse 176

51379 Leverkusen, GERMANY

Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

#### **UK & IRELAND BRANCH OFFICE**

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

#### FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

#### **BARCELONA BRANCH OFFICE**

#### **Barcelona Design Center**

Edificio Testa, Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN

Phone: +34-93-544-2490 Fax: +34-93-544-2491

#### Scotland Design Center

Integration House, The Alba Campus Livingston West Lothian, EH54 7EG, SCOTLAND Phone: +44-1506-605040 Fax: +44-1506-605041

#### **ASIA**

#### EPSON (CHINA) CO., LTD.

23F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA

Phone: 64106655 Fax: 64107319

#### SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road

Shanghai 200233, CHINA

Phone: 86-21-5423-5577 Fax: 86-21-5423-4677

#### EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

#### **EPSON TAIWAN TECHNOLOGY & TRADING LTD.**

10F. No. 287. Nanking East Road. Sec. 3

Taipei

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

#### **HSINCHU OFFICE**

13F-3, No. 295, Kuang-Fu Road, Sec. 2

HsinChu 300

Phone: 03-573-9900 Fax: 03-573-9169

#### **EPSON SINGAPORE PTE., LTD.**

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Phone: +65-6337-7911 Fax: +65-6334-2716

## SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong

Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

#### **GUMI OFFICE**

6F, Good Morning Securities Bldg.

56 Songjeong-Dong, Gumi-City, 730-090, KOREA Fax: 054-454-6093 Phone: 054-454-6027

#### SEIKO EPSON CORPORATION **ELECTRONIC DEVICES MARKETING DIVISION**

#### **IC Marketing Department**

#### IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

## **ED International Marketing Department**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5117



In pursuit of "Saving" Technology, Epson electronic devices.
Our lineup of semiconductors, displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

# SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ EPSON Electronic Devices Website

http://www.epsondevice.com