## Preliminary

## GENERAL DESCRIPTION

EM73983 is an advanced single chip CMOS 4-bit micro-controller. It contains 16K-byte ROM, 500-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two 12-bit timer/counters for the kernel function. EM73983 also equipped with 6 interrupt sources, 3 I/O ports (including 1 input port and 2 bidirection ports), LCD display (40x8), built-in sound generator and speech synthesizer. It's low power consumption and high speedfeature are further strengten with DUAL, SLOW, IDLE and STOP operation mode for optimized power saving.

## FEATURES

- Operation voltage $: 2.2 \mathrm{~V}$ to 4.8 V .
- Clock source : Dual clock system. Low-frequency oscillator is Crystal or RC oscillator (32K Hz, connect a external resistor) by mask option and high-frequency oscillator is a built-in internal oscillator ( 4.6 MHz ).
- Instruction set : 107 powerful instructions.
- Instruction cycle time $: 1.7 \mu$ s for 4.6 M Hz (high speed clock) . $244 \mu$ s for 32768 Hz (low speed clock).
- ROM capacity $: 16 \mathrm{~K} \times 8$ bits.
- RAM capacity $: 500 \times 4$ bits.
- Input port : 1 port (P0.0-P0.3), IDLE/STOP releasing function is available by mask option. (each input pin has a pull-up and pull-down resistor available by mask option).
- Bidrection port $: 2$ ports (P4, P8). IDLE/STOP release function for P8(0..3) is available by mask option.
- Built-in watch-dog-timer counter : It is available by mask option.
- 12-bit timer/counter : Two 12-bit timer/counters are programmable for timer, event counter and pulse width measurement mode.
- Built-in time base counter: 22 stages.
- Subroutine nesting : Up to 13 levels.
- Interrupt
: External interrupt . . . . . 2 input interrupt sources. Internal interrupt . . . . . 2 timer overflow interrupts, 1 time base interrupt. 1 speech interrupt.
- LCD driver $\quad: 40 x 8$ dots, $1 / 8$ duty, $1 / 5$ bias with voltage multiplier.
- Sound effect : Tone generator and random generator.
- Speech synthesizer $: 160 \mathrm{~K}$ speech data ROM (use as 160 K nibbles data ROM).
- Power saving function : SLOW, IDLE, STOP operation modes.
- Package type : Chip form 77 pins.


PIN DESCRIPTIONS

| Symbol | Pin-type | Function |
| :--- | :--- | :--- |
| VDD,VDD2 |  | Power supply (+) |
| Vss | RESET-A | Power supply (-) <br> System reset input signal, low active <br> mask option : <br> none <br> pull-up |
| $\overline{\text { RESET }}$ | OSC-G | Capacitor connecting pin for internal high frequency oscillator. |
| CLK | OSC-B | Crystal connecting pin for low speed clock source. |$|$|  | OSC-B | Crystal connecting pin for low speed clock source. |
| :--- | :--- | :--- |

EM73983
4-BIT MICRO-CONTROLLER FOR LCD PRODUCT

| Symbol | Pin-type | Function |
| :--- | :--- | :--- |
|  |  | mask option :wakeup enable, push-pull <br> wakeup disable, push-pull <br> wakeup disable, open-drain |
| BZ1, BZ2 |  | Speech output pins |
| V1, V2, V3, V4, V5, <br> VA, VB |  | LCD bias pins |
| COM0~COM7 |  | LCD common output pins |
| SEG0~SEG39 |  | LCD segment output pins |
| TEST |  | Test pin must be connected to Vss |

## FUNCTION DESCRIPTIONS

## PROGRAM ROM ( 16K X 8 bits )

$16 \mathrm{~K} x 8$ bits program ROM contains user's program and some fixed data.
The basic structure of the program ROM may be categorized into 5 partitions.

1. Address 0000h: Reset start address.
2. Address $0002 \mathrm{~h}-000 \mathrm{Ch}: 6$ kinds of interrupt service routine entry addresses .
3. Address $000 \mathrm{Eh}-0086 \mathrm{~h}$ : SCALL subroutine entry address, only available at $000 \mathrm{Eh}, 0016 \mathrm{~h}, 001 \mathrm{Eh}, 0026 \mathrm{~h}, 002 \mathrm{Eh}$, 0036h, 003Eh, 0046h, 004Eh, 0056h, 005Eh, 0066h, 006Eh, 0076h, 007Eh,0086h .
4. Address $0000 \mathrm{~h}-07 \mathrm{FFh}$ : LCALL subroutine entry address.
5. Address $0000 \mathrm{~h}-1$ FFFh : Except used as above function, the other region can be used as user's program and data region.
address Bank 0 :


## Preliminary

User's program and fixed data are stored in the program ROM. User's program is executed using the PC value to fetch an instruction code.
The 16 Kx 8 bits program ROM can be divided into 4 banks. There are 4 Kx 8 bits per bank.
The program ROM bank is selected by $\mathrm{P} 3(1 . .0)$. The program counter is a 13 -bit binary counter. The PC and P3 are initialized to " 0 " during reset.
When P3(1..0)=00B, the bank0 and bank1 of program ROM will be selected. $\mathrm{P} 3(1 . .0)=01 \mathrm{~B}$, the bank0 and bank2 will be selected.


PROGRAM EXAMPLE:

BANK 0
START:

LDIA \#00H ; set program ROM to bank1
OUTA P3
B XA1

|  | LDIA | \#01H | ; set program ROM to bank2 |
| :---: | :---: | :---: | :---: |
|  | OUTA | P3 |  |
|  | B | XB1 |  |
| XB | : |  |  |
|  | : |  |  |
|  | LDIA | \#02H | ; set program ROM to bank3 |
|  | OUTA | P3 |  |
|  | B | XC1 |  |
|  | : |  |  |
| XC : | : |  |  |
|  | : |  |  |
|  | B | XD |  |
| XD | : |  |  |
|  | : |  |  |
|  |  |  |  |

BANK 1
XA1: :
B XA

XA2 :

* This specification are subject to be changed without notice.


## Preliminary



Fixed data can be read out by table-look-up instruction. Table-look-up instruction is requires the Data point (DP) to indicate the ROM address in obtaining the ROM code data (Except bank 0) :

$$
\begin{array}{ll}
\text { LDAX } & \text { Acc } \leftarrow \text { ROM }[D P]_{L} \\
\text { LDAXI } & \text { Acc } \leftarrow \text { ROM }[D P]_{H}, D P+1
\end{array}
$$

DP is a 12-bit data register that stores the program ROM address as pointer for the ROM code data. User has to initially load ROM address into DP with instructions "LDADPL", and "LDADPM, LDADPH", then then to obtain the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI"

PROGRAM EXAMPLE: Read out the ROM code of address 1777 h by table-look-up instruction.

| LDIA | $\# 07 \mathrm{~h} ;$ |  |
| :--- | :--- | :--- |
| STADPL |  | $;[\mathrm{DP}]_{\mathrm{L}} \leftarrow 07 \mathrm{~h}$ |
| STADPM |  | $;[\mathrm{DP}]_{\mathrm{M}} \leftarrow 07 \mathrm{~h}$ |
| STADPH |  | $;[\mathrm{DP}]_{\mathrm{H}} \leftarrow 07 \mathrm{~h}$, Load DP=777h |
| $:$ |  |  |
| LDL | $\# 00 \mathrm{~h} ;$ |  |
| LDH | $\# 03 \mathrm{~h} ;$ |  |
| LDAX |  | $;$ ACC $\leftarrow 6 \mathrm{~h}$ |
| STAMI |  | $;$ RAM $[30] \leftarrow 6 \mathrm{~h}$ |
| LDAXI |  | $;$ ACC $\leftarrow 5 \mathrm{~h}$ |
| STAM |  | $;$ RAM $[31] \leftarrow 5 \mathrm{~h}$ |
| ; |  |  |
| ORG | 1777 h |  |
| DATA | $56 \mathrm{~h} ;$ |  |

## DATA RAM ( 500-nibble )

A total 500 - nibble data RAM is available from address 000 to 1 FFh
Data RAM includes the zero page region, stacks and data areas.

## Preliminary



ZERO- PAGE:
From 000 h to 00 Fh is the zero-page location. It is used as the zero -page address mode pointer for the instruction of "STD \#k,y; ADD \#k,y; CLR y,b; CMP y,b".

PROGRAM EXAMPLE: To write immediate data "07h" to RAM [03] and to clear bit 2 of RAM [0Eh]. STD \#07h, 03h ; RAM[03] $\leftarrow 07 \mathrm{~h}$
CLR 0Eh, $2 ; \operatorname{RAM}[0 \mathrm{Eh}]_{2} \leftarrow 0$

## STACK:

There are 13-level ( maximum ) stack levels that user can use for subroutine (including interrupt and CALL). User can assign any level be the starting stack by providing the level number to stack pointer( SP) . When an instruction (CALL or interrupt) is invoked, before enter the subroutine, the previous PC address is saved into the stack until returned from those subroutines ,the PC value is restored by the data saved in stack.

## DATA AREA:

Except the area used by user's application, the whole RAM can be used as data area for storing and loading general data.

## ADDRESSING MODE

The 500 nibble data memory consists of two banks (bank 0 and bank 1). There are $244 \times 4$ bits (address $000 \mathrm{~h} \sim 0 \mathrm{~F} 3 \mathrm{~h}$ ) in bank 0 and $256 \times 4$ bits (address $100 \mathrm{~h} \sim 1 \mathrm{FFh}$ ) in bank 1 .

## Preliminary

The bank is selected by P9.3. When P9.3 is cleared to " 0 ", the bank 0 is selected. When P9.3 is set to " 1 ", the bank 1 is selected.
The Data Memory consists of three Address mode, namely -
(1) Indirect addressing mode:

The address in the bank is specified by the HL registers.


PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "032h".
SEP P9,3 ; P9.3 $\leftarrow 1$
LDL \#3h $\quad ; \mathrm{LR} \leftarrow 3$
LDH \#4h ; HR $\leftarrow 4$
LDAM ; Acc $\leftarrow$ RAM[134h]
CLP P9,3 ; P9.3 $\leftarrow 0$
LDL \#2h ; LR $\leftarrow 2$
LDH \#3h ; HR $\leftarrow 3$
STAM $\quad ; \operatorname{RAM}[023 h] \leftarrow$ Acc
(2) Direct addressing mode:

The address in the bank is directly specified by 8 bits code of the second byte in the instruction field.


PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "023h".
SEP P9,3 ; P9.3 $\leftarrow 1$
LDA 43h ; Acc $\leftarrow$ RAM[143h]
CLP P9,3 ; P9.3 $\leftarrow 0$
STA 23h ; RAM $[023 \mathrm{~h}] \leftarrow$ Acc
(3) Zero-page addressing mode:

The zero-page is in the bank 0 (address $000 \mathrm{~h} \sim 00 \mathrm{Fh}$ ). The address is the lower 4 bits code of the second byte in the instruction field.


PROGRAM EXAMPLE: Write immediate "0Fh" to RAM address "005h".
STD \#0Fh, 05h ; RAM $[05 \mathrm{~h}] \leftarrow 0 \mathrm{Fh}$

## Preliminary

## PROGRAM COUNTER (16K ROM)

Program counter ( PC ) is composed by a 13-bit counter, which indicates the next executed address for the instruction of program ROM instruction.
For BRANCH and CALL instructions, PC is changed by instruction indicating. PC only can indicate the address from 0000h-1FFFh. The bank number is decided by P3.

## (1) Branch instruction:

## SBR a

Object code: 00aa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{PC}_{12-6 \mathrm{a}}$ (branch condition satisified )

PC | Hold original PC value +1 | a | a | a | a | a | a |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+1$ ( branch condition not satisified)
PC Original PC value +1

## LBR a

Object code: 1100 aaaa aaaa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{PC}_{12 . \mathrm{a}}$ ( branch condition satisified )

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline \begin{array}{l}
\text { Hold } \\
+2
\end{array} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} & \mathrm{a} \\
\hline
\end{array}
$$

$\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+2$ ( branch condition not satisified)
PC $\square$
SLBR a
Object code: 010101011100 aaaa aaaa aaaa (a:1000h~1FFFh)
010101111100 aaaa aaaa aaaa (a:0000h~0FFFh)
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{a}$ ( branch condition satisified)

PC | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+3(\text { branch condition not satisified })
$$

PC $\quad$ Original PC value +3

## (2) Subroutine instruction:

SCALL a
Object code: 1110 nnnn
Condition : $\mathrm{PC} \leftarrow \mathrm{a} ; \mathrm{a}=8 \mathrm{n}+6 ; \mathrm{n}=1 . . \mathrm{Fh} ; \mathrm{a}=86 \mathrm{~h}, \mathrm{n}=0$

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline \text { PC } & 0 & 0 & 0 & 0 & 0 & \text { a } & \text { a } & \text { a } & \text { a } & \text { a } & \text { a } \\
\hline
\end{array}
$$

## LCALL a

Object code: 0100 0aaa aaaa aaaa
Condition: $\mathrm{PC} \leftarrow \mathrm{a}$

## Preliminary



## RET

Object code: 01001111
Condition: $\mathrm{PC} \leftarrow \mathrm{STACK}[\mathrm{SP}] ; \mathrm{SP}+1$

PC $\square$

## RT I

Object code: 01001101
Condition : FLAG. PC $\leftarrow \mathrm{STACK}[\mathrm{SP}] ; \mathrm{EI} \leftarrow 1$; $\mathrm{SP}+1$
PC $\square$ The return address stored in stack

## (3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC, The interrupt vectors are as follows :

INT0 (External interrupt from P8.2)


SPI (speech end interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TRGA (Timer A overflow interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TRGB (Time B overflow interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TBI (Time base interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\overline{\text { INT1 }}$ (External interrupt from P8.0)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(4) Reset operation:

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Preliminary

## (5) Other operations:

For 1-byte instruction execution: $\mathrm{PC}+1$
For 2-byte instruction execution: $\mathrm{PC}+2$
For 3-byte instruction execution: $\mathrm{PC}+3$

## ACCUMULATOR

Accumulator(ACC) is a 4-bit data register for temporary data storage. For the arithematic, logic and comparative opertion.., ACC plays a role which holds the source data and result .

## FLAGS

There are three kinds of flag, CF ( Carry flag ), ZF ( Zero flag ) and SF ( Status flag ), these three 1-bit flags are included by the arithematic, logic and comparative .... operation .
All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction is executed.
(1) Carry Flag (CF )

The carry flag is affected by the following operations:
a. Addition : CF as a carry out indicator, under addition operation, when a carry-out occures, the CF is "1", likewise, if the operation has no carry-out, CF is " 0 ".
b. Subtraction : CF as a borrow-in indicator, under subtraction operation, when a borrow occures, the CF is " 0 ", likewise, if there is no borrow-in, the CF is " 1 ".
c. Comparision: CF as a borrow-in indicator for Comparision operation as in the subtraction operation.
d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
e. CF test instruction : Under TFCFC instruction, the CF content is sent into SF then clear itself as "0". Under TTSFC instruction, the CF content is sent into SF then set itself as " 1 ".
(2) Zero Flag ( ZF )

ZF is affected by the result of ALU, if the ALU operation generates a " 0 " result, the ZF is " 1 ", likewise, the ZF is " 0 ".
(3) Status Flag (SF )

The SF is affected by instruction operation and system status .
a. SF is initiated to "1" for reset condition .
b. Branch instruction is decided by SF , when $\mathrm{SF}=1$, branch condition is satisified, likewise, when $\mathrm{SF}=0$, branch condition is unsatisified .

## Preliminary

PROGRAM EXAMPLE:
Check following arithematic operation for CF, ZF, SF

|  | CF | ZF | SF |
| :--- | :---: | :---: | :---: |
| LDIA \#00h; | - | 1 | 1 |
| LDIA \#03h; | - | 0 | 1 |
| ADDA \#05h; | - | 0 | 1 |
| ADDA \#0Dh; | - | 0 | 0 |
| ADDA \#0Eh; | - | 0 | 0 |

## ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags that can be affected by the result of ALU operation, ZF and SF. The operation of ALU is affected by CF only .

## ALU STRUCTURE

ALU supported user arithematic operation functions, including Addition, Subtraction and Rotaion.


## ALU FUNCTION

(1) Addition:

ALU supports addition function with instructions ADDAM, ADCAM, ADDM \#k, ADD \#k,y .... .
The addition operation affects CF and ZF . Under addition operation, if the result is " 0 ", ZF will be " 1 ", otherwise, ZF will be " 0 ", When the addition operation has a carry-out. CF will be " 1 ", otherwise, CF will be " 0 ".

EXAMPLE:

| Operation | Carry | Zero |
| :---: | :---: | :---: |
| $3+4=7$ | 0 | 0 |
| $7+\mathrm{F}=6$ | 1 | 0 |
| $0+0=0$ | 0 | 1 |
| $8+8=0$ | 1 | 1 |

(2) Subtraction:

ALU supports subtraction function with instructions SUBM \#k, SUBA \#k, SBCAM, DECM... . The subtraction operation affects CF and ZF , Under subtraction operation, if the result is negative, CF will be " 0 ", and a borrow out, otherwise, if the result is positive, CF will be " 1 ". For ZF , if the result of subtraction operation is " 0 ", the ZF is " 1 ", likewise, ZF is " 1 ".

Preliminary
EXAMPLE:

| Operation | Carry | Zero |
| :--- | :---: | :---: |
| $8-4=4$ | 1 | 0 |
| $7-\mathrm{F}=-8(1000)$ | 0 | 0 |
| $9-9=0$ | 1 | 1 |

(3) Rotation:

Two types of rotation operation are available, one is rotation left, the other is rotation right.
RLCA instruction rotates Acc value counter-clockwise, shift the CF value into the LSB bit of Acc and hold the shift out data in CF.


RRCA instruction operation rotates Acc value clockwise, shift the CF value into the MSB bit of Acc and hold the shift out data in CF.


PROGRAM EXAMPLE: To rotate Acc clockwise (right) and shift a "1" into the MSB bit of Acc .
TTCFS; CF $\leftarrow 1$
RRCA; rotate Acc right and shift $\mathrm{CF}=1$ into MSB.

## HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the RAM memoryaddress. They are used as also 2 independent temporary 4-bit data registers. For certain instructions, L register can be a pointer to indicate the pin number ( Port4 only).

## HL REGISTER STRUCTURE



## HL REGISTER FUNCTION

(1) HL register is used as a temporary register for instructions : LDL \#k, LDH \#k, THA, THL, INCL, DECL, EXAL, EXAH, .

PROGRAM EXAMPLE: Load immediate data " 5 h " into L register, "0Dh" into H register. LDL \#05h;
LDH \#0Dh;
(2) HL register is used as a pointer for the address of RAM memory for instructions : LDAM, STAM, STAMI .., PROGRAM EXAMPLE: Store immediate data "\#0Ah" into RAM of address 35h.

## Preliminary

```
LDL #5h;
LDH #3h;
STDMI #0Ah ; RAM[35]}\leftarrow A
```

(3) L register is used as a pointer to indicate the bit of I/O port for instructions: SELP, CLPL, TFPL, (When LR $=0$ indicate P4.0)

PROGRAM EXAMPLE: To set bit 0 of Port4 to "1"
LDL \#00h;
SEPL $\quad ;$ P4.0 $\leftarrow 1$

## STACK POINTER (SP)

Stack pointer is a 4-bit register that stores the present stack level number.
Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition . When a new subroutine is received, the SP is decreased by one automatically, likewise, if returning from a subroutine, the SP is increased by one .
The data transfer between ACC and SP is done with instructions "LDASP" and "STASP".

## DATA POINTER (DP)

Data pointer is a 12 -bit register that stores the ROM address can indicating the ROM code data specified by user (refer to data ROM).

## CLOCK AND TIMING GENERATOR

The clock generator is supported by a dual clock system. The high-frequency oscillator is internal oscillator, the working frequency is 4.6 MHz . The low-frequency oscillator may be sourced from crystal or RC oscillator as defined by mask option, the working frequency is 32 KHz .

## CLOCK GENERATOR STRUCTURE

There are two clock generator for system clock control unit, P14 is the status register that hold the CPU status. P16, P19 and P22 are the command register for system clock mode control.


## Preliminary

SYSTEM CLOCK MODE CONTROL
The system clock mode controller can start or stop the high-frequency and low-frequency clock oscillator and switch between the basic clocks. EM73983 has four operation modes (DUAL, SLOW,IDLE and STOP operation modes).



High osc : stopped
Low osc : oscillating

| Operation Mode | Oscillator | System Clock | Available function | One instruction cycle |
| :---: | :---: | :---: | :---: | :---: |
| NORMAL | High, Low frequency | High frequency clock | LCD, speech, sound gen. | $8 / \mathrm{fc}$ |
| SLOW | Low frequency | Low frequency clock | LCD | $8 / \mathrm{fs}$ |
| IDLE | Low frequency | CPU stops | LCD | - |
| STOP | None | CPU stops | All disable | - |

## DUAL OPERATION MODE

The 4-bit $\mu \mathrm{c}$ is in the DUAL operation mode when the CPU is reseted. This mode is dual clock system (high-frequency and low-frequency clocks oscillating). It can be changed to SLOW or STOP operation mode with the command register (P22 or P16).
LCD display, speech synthesizer and sound generator are available for the DUAL operation mode.

## SLOW OPERATION MODE

The SLOW operation mode is single clock system (low-frequency clock oscillating). It can be changed to the DUAL operation mode with the command register (P22), STOP operation mode with P16 and IDEL operation mode with P19.

LCD display is available for the SLOW operation mode. Speech synthesizer and sound generator are disabled in this mode.

## Preliminary



Initial value : 0000

| SOM |  | Select operation mode |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | DUAL operation mode |
| 1 | $*$ | $*$ | SLOW operation mode |

P14

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| $*$ | WKS | LFS | CPUS |


| LFS | Low-frequency status |
| :---: | :--- |
| 0 | LXIN source is not stable |
| 1 | LXIN source is stable |


| CPUS | CPU status |
| :---: | :--- |
| 0 | DUAL operation mode |
| 1 | SLOW operation mode |


| WKS | Wakeup status |
| :---: | :--- |
| 0 | Wakeup not by internal timer |
| 1 | Wakeup by internal timer |

Port14 is the status register for CPU. P14.0 (CPU status) and P14.1 (Low-frequency status) are read-only bits. P14.2 (wakeup status) will be set as '1' when CPU is waked by internal timer. P14.2 will be cleared as ' 0 ' when user out data to P14.

## IDLE OPERATION MODE

The IDLE operation mode suspends all CPU functions except the low-frequency clock oscillation and the LCD driver. It keeps the internal status with low power consumption without stopping the slow clock oscillator and LCD display.

LCD display is available for the IDLE operation mode. Sound generator is disabled in this mode. The IDLE operation mode will be wakeup and return to the SLOW operation mode by the internal timing generator or I/O pins (P0(0..3)/WAKEUP 0..3 and P8(0..3)/WAKEUPA..D).

P19


Initial value : 0000

| IDME | Enable IDLE mode |
| :---: | :--- |
| 1 | Enable IDLE mode |
| 0 | no function |


| SIDR | Select IDLE releasing condition |  |
| :--- | :--- | :--- |
| 0 | 0 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0.3)$ pin input |
| 0 | 1 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0.3)$ pin input and 1 sec signal |
| 1 | 0 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input and 0.5 sec signal |
| 1 | 1 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input and 15.625 ms signal |

## STOP OPERATION MODE

The STOP operation mode suspends system operation and holds the internal status immediately before the suspension with low power consumption. This mode will be released by reset or I/O pins ( $\mathrm{P} 0(0 . .3)$ / WAKEUP $0 . .3$ and P8(0..3)/WAKEUP A..D $)$.

LCD display and sound generator are disabled in the STOP operation mode.

## Preliminary

$\begin{array}{r}\text { P16 } \\ \hline *\end{array} \quad 2 \quad 1 \quad 1 \quad 0$
Initial value : 0000

| SPME | Enable STOP mode |
| :---: | :--- |
| 1 | Enable STOP mode |
| 0 | no function |


| SWWT |  | Set wake-up warm-up time |
| :--- | :--- | :--- |
| 0 | 0 | $2^{14} / \mathrm{LXIN}$ |
| 0 | 1 | $2^{10} / \mathrm{LXIN}$ |
| 1 | 0 | $2^{12} / \mathrm{LXIN}$ |
| 1 | 1 | no function |

## TIME BASE INTERRUPT (TBI )

The time base can be used to generate a single fixed frequency interrupt. Eight types of frequencies can be selected with the "P25" setting.

| 3 2 1 0  <br>      <br> initial value : 0000     |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | P25 |  | DUAL operation mode | SLOW operation mode |
| 0 | 0 x | x | Interrupt disable | Interrupt disable |
| 0 | 10 | 0 | Interrupt frequency LXIN / $2^{3} \mathrm{~Hz}$ | Reserved |
| 0 | 10 | 1 | Interrupt frequency LXIN / $2^{4} \mathrm{~Hz}$ | Reserved |
| 0 | 11 | 0 | Interrupt frequency LXIN / $2^{5} \mathrm{~Hz}$ | Reserved |
| 0 | 11 | 1 | Interrupt frequency LXIN / $2^{14} \mathrm{~Hz}$ | Interrupt frequency LXIN / $2{ }^{14} \mathrm{~Hz}$ |
| 1 | 10 | 0 | Interrupt frequency LXIN / $2^{1} \mathrm{~Hz}$ | Reserved |
| 1 | 10 | 1 | Interrupt frequency LXIN / $2^{6} \mathrm{~Hz}$ | Interrupt frequency LXIN / $2^{6} \mathrm{~Hz}$ |
| 1 | 11 | 0 | Interrupt frequency LXIN / $2^{8} \mathrm{~Hz}$ | Interrupt frequency LXIN / $2^{8} \mathrm{~Hz}$ |
| 1 | 11 | 1 | Interrupt frequency LXIN / $2{ }^{10} \mathrm{~Hz}$ | Interrupt frequency LXIN / $2{ }^{10} \mathrm{~Hz}$ |
| 1 | 0 x | x | Reserved | Reserved |

## TIMER / COUNTER ( TIMERA, TIMERB)

Timer/counters support three special functions:

1. Even counter
2. Timer.
3. Pulse-width measurement.

These three functions can be executed by 2 timer/counter independently.
With timerA, the counter data is saved in timer register TAH, TAM, TAL. User can set counter initial value and read the counter value by instruction "LDATAH(M,L)" and "STATAH(M,L)". With timer B register is TBH, TBM, TBL and the W/R instruction are "LDATBH (M,L)" and "STATBH (M,L)".

The basic structure of timer/counter is composed by two identical counter module, these two modules can be set initial timer or counter value to the timer registers, P28 and P29 are the command registers for timerA and timer B, user can choose different operation modes and internal clock rates by setting these two registers. When timer/counter overflows, it will generate a TRGA(B) interrupt request to interrupt control unit.

## Preliminary



## TIMER/COUNTER CONTROL

P8.1/TRGB, P8.3/TRGA are the external timer inputs for timerB and timerA, they are used in event counter and pulse-width measurement mode.

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/ counterB.

| Port 28 | 3 | 2 |
| :---: | :---: | :---: | $1 \quad 0$

Initial state: 0000

Port 29


Initial state: 0000

| TIMER/COUNTER MODE SELECTION |  |
| :---: | :---: |
| TMSA (B) | Function description |
| 00 | Stop |
| 01 | Event counter mode |
| 10 | Timer mode |
| -1--- | Pūlse width measurement mode |


| INTERNAL PULSE-RATE SELECTION |  |  |
| :---: | :---: | :---: |
| IPSA(B) | DUAL mode | SLOW mode |
| 00 | LXIN/2 ${ }^{3} \mathrm{~Hz}$ | Reserved |
| 01 | LXIN/2 ${ }^{7} \mathrm{~Hz}$ | LXIN/2 ${ }^{7} \mathrm{~Hz}$ |
| 10 | LXIN/2 ${ }^{11} \mathrm{~Hz}$ | LXIN/2 ${ }^{11} \mathrm{~Hz}$ |
| 11 | LXIN/ $/{ }^{15} \mathrm{~Hz}$ | LXIN/2 ${ }^{15} \mathrm{~Hz}$ |

## Preliminary

TIMER/COUNTER FUNCTION
Timer/counterA,B are programmable for timer, event counter and pulse width measurement mode. Each timer/counter can execute any of these functions independently.

## EVENT COUNTER MODE

under event counter mode, the timer/counter is increased by one at any rising edge of P8.1/TRGB for timerB (P8.3/TRGA for timer A). When timerB (timerA) counts overflow, it will provide an interrupt request TRGB (TRGA) to interrupt control unit.


PROGRAM EXAMPLE: Enable timerA with P28
LDIA \#0100b;
OUTA P28 ; Enable timerA with event counter mode

## TIMER MODE

Under timer mode ,the timer/counter is increased by one at any rising edge of internal pulse . User can choose up to 4 types of internal pulse rate by setting IPSB for timerB (IPSA for timerA).
When timer/counter counts overflow, An interrupt request will be sent to interrupt control unit.

Internal pulse

TimerB (TimerA )value


PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock LXIN=32KHz LDIA \#0100B;
EXAE ;enable mask 2
EICIL 110111 b ; interrupt latch $\leftarrow 0$, enable EI
LDIA \#0Ah;
STATAL;
LDIA \#00h;
STATAM;
LDIA \#0Fh;
STATAH;
LDIA \#1000B;
OUTA P28 ; enable timerA with internal pulse rate: LXIN/2 ${ }^{3} \mathrm{~Hz}$
NOTE: The preset value of timer/counter register is calculated as following procedure.
Internal pulse rate: $\mathrm{LXIN} / 2^{3} ;$ LXIN $=32 \mathrm{KHz}$
The time of timer counter count one $=2^{3} /$ LXIN $=8 / 32768=0.244 \mathrm{~ms}$
The number of internal pulse to get timer overflow $=60 \mathrm{~ms} / 0.244 \mathrm{~ms}=245.901=0 \mathrm{~F} 6 \mathrm{~h}$
The preset value of timer/counter register $=1000 \mathrm{~h}-0 \mathrm{~F} 6 \mathrm{~h}=\mathrm{F} 0 \mathrm{Ah}$
PULSE WIDTH MEASUREMENT MODE

## Preliminary

Under the pulse width measurement mode, the counter is incresed at the rising edge of internal pulse during external timer/counter input (P8.1/TRGB, P8.3/TRGA ) in high level, interrupt request is generated as soon as timer/counter count overflow.


PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode .
LDIA \#1100b;
OUTA P28 ; Enable timerA with pulse width measurement mode.

## INTERRUPT FUNCTION

Six interrupt sources are available, 2 from external interrupt sources and 4 from internal interrupt sources . Multiple interrupts are admitted according to their priority .

| Type | Interrupt source | Priority | Interrupt Latch | Interrupt Enable condition | Program ROM entry address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| External | External interrupt(İINT0) | 1 | IL5 | EI=1 | 002h |
| Internal | speech end interrupt (SPI) | 2 | IL4 | EI=1, MASK3=1 | 004h |
| Internal | TimerA overflow interrupt (TRGA) | 3 | IL3 | EI=1, MASK2=1 | 006h |
| Internal | TimerB overflow interrupt (TRGB) | 4 | IL2 | EI=1, MASK1=1 | 008h |
| Internal | Time base interrupt(TBI) | 5 | IL1 |  | 00Ah |
| External | External interrupt(INT1) | 6 | IL0 | EI= $1, \mathrm{MASK} 0=1$ | 00 Ch |

## INTERRUPT STRUCTURE



Interrupt controller:
IL0-IL5 : Interrupt latch . Hold all interrupt requests from all interrupt sources. IL's can not be set by program, but can be reset by program or system reset, so IL can only decide which interrupt source can be accepted.

MASK0-MASK3 : Except $\overline{\text { INT0 }}$,MASK register may permit or inhibit all interrupt sources.

## Preliminary

EI : Enable interrupt Flip-Flop may promit or inhibit all interrupt sources, when interrupt occurs, EI is auto cleared to " 0 ", after RTI instruction is executed, EI is auto set to "1" again .

Priority checker: Check interrupt priority when multiple interrupts occur.

## INTERRUPT OPERATION

The procedure of interrupt operation:

1. Push PC and all flags to stack.
2. Set interrupt entry address into PC.
3. Set $\mathrm{SF}=1$.
4. Clear EI to inhibit other interrupts occur.
5. Clear the IL with which interrupt source has already been accepted.
6. Excute interrupt subroutine from the interrupt entry address.
7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA"
LDIA \#0100B;
EXAE; set mask register "1100b"
EICIL 010111B; enable interrupt F.F. and clear IL3 and IL5

## LCD DRIVER

It can directly drive the liquid crystal display ( LCD ) and has 40 segments, 8 commons output pins.
There are total $40 \times 8$ dots can be display. The V1~V5 are the LCD bias voltage input pins.
(1) LCD driver control command register:


* : Don't care.

P27 is the LDC driver control command register. The initial value is 0000 .
When LDC ( bit2 and bit3 of P27 ) is set to "00", the LCD display is disabled .
When LDC is set to Ò01Ó, the LCD is blanking, the COM pins are inactive and the SEG pins output the display data continuously.
When LDC is set to " 11 ", the LCD display is enabled.

## (2) LCD display data area:

The LCD display data is stored in the display data area of the data memory ( RAM) . The LCD display data area is as illustrated below:

EM73983
4-BIT MICRO-CONTROLLER FOR LCD PRODUCT

## Preliminary

The display data from the display data area are automatically read out and send to the LCD driver directly by the hardware. Therefore, the display patterns can be changed only by overwritting the contents of the display data area through software .

The dispaly memory area that is not used to store the LCD display data could be used as the ordinary data memory.

## LCD display data area :

## Bank1

P9.3=1


P26 is the start address register of LCD common pin.
Port26

| $3 \quad 2$ | 1 |
| :---: | :---: |
|  | 0 |


| CSA | Common start address register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 100- \\ & 109 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 110- \\ & 119 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 120- \\ & 129 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 130- \\ & 139 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 140- \\ & 149 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 150- \\ & 159 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 160- \\ & 169 \mathrm{~h} \\ & \hline \end{aligned}$ | $\begin{aligned} & 170- \\ & 179 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 180- \\ & 189 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 190- \\ & 199 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~A} 0- \\ & 1 \mathrm{~A} 9 \mathrm{~h} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 1B0- } \\ & \text { 1B9h } \end{aligned}$ | $\begin{aligned} & 1 \mathrm{C} 0- \\ & 1 \mathrm{C} 9 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { 1D0- } \\ & \text { 1D9h } \end{aligned}$ | $\begin{aligned} & \text { 1E0- } \\ & \text { 1EF9h } \end{aligned}$ | $\begin{aligned} & \text { 1F0- } \\ & \text { 1F9h } \end{aligned}$ |
| 0000 | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  |
| 0001 |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |
| 0010 |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | com6 | com7 |  |  |  |  |  |  |
| 0011 |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | Com5 | COM6 | com7 |  |  |  |  |  |
| 0100 |  |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |
| 0101 |  |  |  |  |  | COM0 | COM1 | COM2 | com3 | COM4 | COM5 | COM6 | COM7 |  |  |  |
| 0110 |  |  |  |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |
| 0111 |  |  |  |  |  |  |  | сом0 | COM1 | COM2 | com3 | COM4 | COM5 | COM6 | COM7 |  |
| 1000 |  |  |  |  |  |  |  |  | com0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |
| 1001 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 |
| 1010 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 | COM5 |
| 1011 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 | COM2 | COM3 | COM4 |
| 1100 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 | COM2 | COM3 |
| 1101 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 | COM2 |
| 1110 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 | COM1 |
| 1111 | COM1 | COM2 | COM3 | COM4 | COM5 | COM6 | COM7 |  |  |  |  |  |  |  |  | COM0 |

```
PROGRAM EXAMPLE:
    LDIA #0000B
    OUTA P26
    LDIA #1100B ; LCD display enable
    OUTA P27
    LDIA #1010B ; store 1010B to RAM[101h]
    SEP P9,3
    STA 01H
```


## Preliminary

(3) LCD waveform : ( $1 / 5$ bias)







## (4) LCD drive voltage :

- The LCD bias voltage is supplied by voltage multiplier. The application circuit is illustated as below :



## SPEECH SYNTHESIZER



Block diagram of speech and sound effect

## Preliminary

EM73983 speech synthesizer operates as following :

1. Send the speech start address to the address latch by writing P6 four times.
2. Choose the sampling rate, enable the speech synthesizer by writing P5.
3. The ROM address counters send the ROM address A6 .. A17 to the speech ROM.
4. ACT is the speech acknowledge signal. When the speech synthesizer has voice output. ACT is high . When ACT is changed from high to low, the speech synthesizer can generate the speech ending interrupt SPI. The ACT signal can be read from P5.3.

## SPEECH SYNTHESIZER CONTROL

Speech sample rate control register (P5 write) :


| SR | Sample rate selection |  | Sample rate |
| :---: | :---: | :---: | :---: |
| 000 | PWM on | CLK/64/1/3 | 24K |
| 001 |  | CLK/64/1/4 | 18K |
| 010 |  | CLK/64/2/3 | 12K |
| 011 |  | CLK/64/2/4 | 9K |
| 100 |  | CLK/64/3/3 | 8K |
| 101 |  | CLK/64/3/4 | 6K |
| 111 | PWM off |  |  |

port 5 -- initialization is "*111". port 6 -- initialization is pointed to the lownibble of start address latch.

Speech active flag (P5 read) :


Initial value : $0^{* * *}$

ACT is the speech acknowledge signal. When the speech synthesizer has voice output, ACT is high. When ACT is high $\rightarrow$ low, the speech synthesizer can generate the speech ending interrupt SPI.

Speech start address register (P6 write) :


Initial value : 1111

P6L1
P6L2
P6L3

| A13 | A12 | A11 | A10 |
| :--- | :--- | :--- | :--- |


| A17 | A16 | A15 | A14 |
| :--- | :--- | :--- | :--- |

P6L4

| A9 | A8 | A7 | A6 |
| :--- | :--- | :--- | :--- |


| A13 | A12 | A11 | A10 |
| :--- | :--- | :--- | :--- |


| A17 | A16 | A15 | A14 |
| :--- | :--- | :--- | :--- |


| - | - | - | - |
| :--- | :--- | :--- | :--- |

Send the speech start address to the speech synthesizer by writing P6 four times. There is a pointer counter to point the address latch (P6L1, P6L2, P6L3, P6L4). It will increase one when write P6. So, the first time writing P6 to P6L1, the second time is P6L2, the third time is P6L3, the fourth time is P6L4 and the fifth time is P6L1 latch again, ... etc. The pointer counter point to P6L1 when CPU is reset or P5 is writen. In the NORMAL operation mode, the speech synthesizer is available. In the other operation modes, it is disable.

## Preliminary

PROGRAM EXAMPLE:


## USING SPEECH ROM AS DATA ROM

The speech ROM can be used for speech synthesizer and for data ROM simutaneously.
First, write initial address to P7 (five times), and after four cycles, you can read P7 to get data, and address counter increases one automatically.The following read operations must be at an internval of instruction cycles which are more than 3 .
The read operation should be all done before you leave normal mode and change to slow mode.
Get speech ROM data (P7 read) :


Set speech ROM address (P7 write) :



PROGRAM EXAMPLE:

| D_ADR1 | EQU | $12345 \mathrm{H} \quad$ the start address of the speech ROM |
| :--- | :--- | :--- |
|  | $:$ |  |
|  | LDIA | \#D_ADR1 |
|  | OUTA | P7 |
|  | LDIA | \#D_ADR1/10H |
|  | OUTA | P7 |
|  | LDIA | \#D_ADR1/100H |
|  | OUTA | P7 |
|  | LDIA | \#D_ADR1/1000H |
|  | OUTA | P7 |
|  | LDIA | \#D_ADR1/10000H |
|  | OUTA | P7 |

NOP
NOP
NOP
NOP
; READ DATA

| INA | P7 | ; read D_ADR1 |
| :--- | :--- | :--- |
| STA | TEMP | ? 3 cycles |
| NOP |  | ;read D_ADR1+1 |

## MELODY (SOUND EFFECT) CONTROL

One channel melody/sound effect output, controlled by port $23,24,17$, and 30.

There is a built-in sound effect. It includes the tone generator and random generator. The tone generator is a binary down counter and the random generator is a 9-bit liner feedback shift register.


Sound effect command register (P30)
There are 4 kinds of basic frequency for sound generator which can be selected by P30. The output of sound effect is tone and random combination.

Port30


| BFREQ | Basic frequency (f1) select |  |
| :---: | :---: | :--- |
| 0 | 0 | CLK/16 |
| 0 | 1 | CLK/32 |
| 1 | 0 | CLK/64 |
| 1 | 1 | Reserved |

$(\mathrm{CLK}=4.6 \mathrm{MKz})$

Initial value : 0000

| SMODE | Sound generator mode |  |
| :---: | :---: | :--- |
| 0 | 0 | Disable |
| 0 | 1 | Tone output |
| 1 | 0 | Random output |
| 1 | 1 | Tone+random output |

Tone frequency register (P23, P24)

The 8 -bit tone frequency register is P 24 and P 23 . The tone frequency will be changed when user output the different data to P23. Thus, the data must be output to P24 before P23 when users want to change the 8bit tone frequency (TF).


Initial value: 11111111
** $\mathrm{f} 1=\mathrm{CLK} / 2^{\mathrm{x}}, \mathrm{f} 2=\mathrm{f} 1 /(\mathrm{TF}+1) / 2, \mathrm{TF}=1 \sim 255, \mathrm{TF}-0$
** Example : CLK=4.6 MHz, BFREQ=10, TF=00110001B.
$\Rightarrow \mathrm{f} 1=71680 \mathrm{~Hz}, \mathrm{f} 2=71680 \mathrm{~Hz} / 50 / 2=716.8 \mathrm{~Hz}$

## Preliminary

Random generator
$f(x)=x^{9}+x^{4}+1$


Volume control register (P17)
The are 16 levels of volume for sound generator. P17 is the volume control register.

## Port17

$3 \quad 2 \quad 1 \quad 0$

| VCR |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| VCR |  |  | ts/tp |  |
| 1 | 1 | 1 | 1 | $15 / 16$ |
| 1 | 1 | 1 | 0 | $14 / 16$ |
|  | $:$ |  |  | $:$ |
| 0 | 0 | 0 | 1 | $1 / 16$ |
| 0 | 0 | 0 | 0 | $0 / 16$ |

Initial value : 1111


PROGRAM EXAMPLE:

| LDIA | \#1001B | ; basic frequency : CLK/32, tone output |
| :--- | :--- | :--- |
| OUTA | P30 |  |
| LDIA | \#0111B | ; volume control |
| OUTA | P17 |  |
| LDIA | \#0011B | $; 1430$ Hz tone output |
| OUTA | P24 |  |
| LDIA | \#0001B |  |
| OUTA | P23 |  |

## WATCH-DOG-TIMER (WDT)

Watch-dog-timer can help user to detect the malfunction (runaway) of CPU and give system a timeup signal every certain time. User can use the time up signal to give system a reset signal when system is fail.
This function is available by mask option. If the mask option of WDT is enabled, it will stop counting when CPU is reseted or in the STOP operation mode.
The basic structure of Watch-Dog-Timer control is composed by a 4-stage binary counter and a control unit . The WDT counter counts for a certain time to check the CPU status, if there is no malfunction happened, the counter will be cleared and continue counting. Otherwise, if there is a malfunction happened, the WDT control will send a WDT signal ( low active ) to reset CPU. The WDT checking period is assign by P21 (WDT command port ).


## Preliminary

P21 is the control port of watch-dog-timer, and the WDT time up signal is connected to $\overline{\text { RESET }}$.


| CWC | Clear watchdog timer counter |
| :---: | :--- |
| 0 | Clear counter then return to 1 |
| 1 | Nothing |


| WDT | Set watch-dog-timer detect time |
| :---: | :--- |
| 0 | $3 \times 2^{13} / \mathrm{LXIN}=3 \times 2^{13} / 32 \mathrm{~K} \mathrm{~Hz}=0.75 \mathrm{sec}$ |
| 1 | $7 \times 2^{13} / \mathrm{LXIN}=7 \times 2^{13} / 32 \mathrm{~K} \mathrm{~Hz}=1.75 \mathrm{sec}$ |

## PROGRAM EXAMPLE

To enable WDT with $7 \times 2^{13} /$ LXIN detection time.
LDIA \#0001B
OUTA P21 ; set WDT detection time and clear WDT counter
:
:

## RESETTING FUNCTION

When CPU in normal working condition and $\overline{\operatorname{RESET}}$ pin is held in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, when RESET pin changes to high level, CPU begins to work in normal condition.
The CPU internal state during reset condition is as following table :

| Hardware condition in RESET state | Initial value |
| :--- | :--- |
| Program counter | 0000 h |
| Status flag | 01 h |
| Interrupt enable flip-flop ( EI ) | 00 h |
| MASK0 ,1, 2, 3 | 00 h |
| Interrupt latch ( IL ) | 00 h |
| P3, 9, 13, 14, 16, 17, 19, 21, 22, 25, 26, <br> $27,28,29,30$ | 00 h |
| P5, 23, 24 |  |
| CLK, LXIN | 0Fh |

The $\overline{\operatorname{RESET}} \mathrm{pin}$ is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect RESET pin with a capacitor to Vss and a diode to Vdd.


## Preliminary

## EM73983 I/O PORT DESCRIPTION :

| Port | Input function |  |  | Output function | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | E | Input port, wakeup function |  |  |  |
| 1 |  | -- |  | -- |  |
| 2 |  | -- |  | -- |  |
| 3 |  | -- | I | P3(1..0) : ROM bank selection |  |
| 4 | E | Input port | E | Output port |  |
| 5 | I | P5.3 : Speech active signal (ACT) | I | Speech sample rate register |  |
| 6 |  | -- | I | Speech start address register |  |
| 7 | I | DATA ROM data | I | Data start address register |  |
| 8 | E | Input port, wakeup function, external interrupt input | E | Output port |  |
| 9 |  | -- | I | P9.3 : RAM bank selection |  |
| 10 |  | -- |  | -- |  |
| 11 |  | -- |  | -- |  |
| 12 |  | -- |  | -- |  |
| 13 |  | -- |  | -- |  |
| 14 | I | CPU status register |  | -- |  |
| 15 |  | -- |  | -- |  |
| 16 |  |  | I | STOP mode control register |  |
| 17 |  |  | I | Sound effect volume control register |  |
| 18 |  |  |  | -- |  |
| 19 |  |  | I | IDLE mode control register |  |
| 20 |  |  |  | -- |  |
| 21 |  |  | I | WDT control register |  |
| 22 |  |  | I | DUAL/SLOW mode control register |  |
| 23 |  |  | I | Sound effect frequency register | low nibble |
| 24 |  |  | I | Sound effect frequency register | high nibble |
| 25 |  |  | I | Timebase control register |  |
| 26 |  |  | I | LCD common start address register |  |
| 27 |  |  | I | LCD control register |  |
| 28 |  |  | I | Timer/counter A control register |  |
| 29 |  |  | I | Timer/counter B control register |  |
| 30 |  |  | I | Sound effect command register |  |
| 31 |  |  |  | -- |  |

## APPLICATION CIRCUIT

## Preliminary

(2)

## ABSOLUTE MAXIMUM RATINGS

| Items | Sym. | Ratings | Conditions |
| :--- | :---: | :---: | :---: |
| Supply Voltage | VDD | -0.5 V to 6 V |  |
| Input Voltage | V IN | -0.5 V to VDD+0.5V |  |
| Output Voltage | Vo | -0.5 V to VDD+0.5V |  |
| Power Dissipation | PD | 300 mW | TopR $=50^{\circ} \mathrm{C}$ |
| Operating Temperature | TopR | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ |  |
| Storage Temperature | TsTG | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

## RECOMMANDED OPERATING CONDITIONS

| Items | Sym. | Ratings | Condition |
| :--- | :---: | :--- | :--- |
| Supply Voltage | VDD | 2.2 V to 4.8V |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.90 xVDD to VDD |  |
|  | $\mathrm{VIL}_{\mathrm{IL}}$ | 0 V to 0.10xVDD |  |
| Operating Frequency | FC | 4.6 MHz | CLK |
|  | FS | 32 KHz | LXIN,LXOUT |

DC ELECTRICAL CHARACTERISTICS (Vdd $=3 \pm 0.3 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$, $\mathrm{Topr}_{\mathrm{op}}=25^{\circ} \mathrm{C}$ )

| Parameters | Sym. | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD | - | 0.5 | 1.2 | mA | $\begin{aligned} & \text { VDD }=3.3 \mathrm{~V}, \text { no load,NORMAL mode,Fs }=32 \mathrm{KHz} \\ & \mathrm{Fc}=4.6 \mathrm{MHz} \end{aligned}$ |
|  |  | - | 25 | 38 | $\mu \mathrm{A}$ | VdD=3.3V,no load,SLOW mode,Fs=32KHz LCD on |
|  |  | - | 7 | 12 | $\mu \mathrm{A}$ | VdD $=3.3 \mathrm{~V}$,IDLE mode, LCD off |
|  |  | - | 0.1 | 1 | $\mu \mathrm{A}$ | Vmb=3.3V, STOP mode |
| Hysteresis voltage | Vhys+ | 0.50 V DD | - | $0.75 \mathrm{~V}_{\text {DD }}$ | V | RESET, P0, P8 |
|  | Vhys- | 0.20 VDD | - | 0.40 V DD | V |  |
| Input current | IIH | - | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{P} 0, \overline{\mathrm{RESET}}, \mathrm{VdD}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.3 / 0 \mathrm{~V}$ |
|  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Open-drain, $\mathrm{VDD}^{\text {d }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=3.3 / 0 \mathrm{~V}$ |
|  | IIL | - | -250 | -500 | $\mu \mathrm{A}$ | Push-pull, Vdd $=3.3 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V}$,except P 4 |
| Output voltage | Voh | 2.4 | - | - | V | Push-pull, P4(high current PMOS), SOUND, Vdd=2.7V, IoH=-0.9mA |
|  |  | 2.0 | 2.4 | - | V | Push-pull, P4(low current PMOS), P8, Vdd=2.7V, IoH=-40 $\mu \mathrm{A}$ |
|  | Vol | - | 0.15 | 0.3 | V | VDD $=2.7 \mathrm{~V}, \mathrm{Iol}=0.9 \mathrm{~mA}, \mathrm{P} 4, \mathrm{P} 8$ |
| Leakage current | ILo | - | - | 1 | $\mu \mathrm{A}$ | Open-drain, Vdd=3.3V, Vo=3.3V |
| Input resistor | RIN | 100 | 200 | 300 | $\mathrm{K} \Omega$ | P0 |
|  |  | 150 | 300 | 450 | K $\Omega$ | $\overline{\text { RESET }}$ |
| Output current of BZ1, BZ2 | Ioн | 30 | - | - | mA | Vdd $=3 \mathrm{~V}, \mathrm{Vbz}=1.5 \mathrm{~V}$ |
|  | IoL | 30 | - | - | mA |  |
| LCD bias voltage | $\mathrm{V}_{1}$ | - | 0.9 | - | V | VDD=3V, LCD no load |
|  | $\mathrm{V}_{2}$ | - | 1.8 | - | V |  |
|  | $\mathrm{V}_{3}$ | - | 2.7 | - | V |  |
|  | $\mathrm{V}_{4}$ | - | 3.6 | - | V |  |
|  | $\mathrm{V}_{5}$ | - | 4.5 | - | V |  |

## RESET PIN TYPE

TYPE RESET-A


## OSCILLATION PIN TYPE

TYPE OSC-B


TYPE OSC-H


TYPE OSC-G


## INPUT PIN TYPE

TYPE INPUT-A


TYPE INPUT-B


## Preliminary

## I/O PIN TYPE

TYPE I/O


TYPE I/O-N


TYPE I/O-L


TYPE I/O-O


Path A : For set and clear bit of port instructions, data goes through path A from output data latch to CPU.
Path B : For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.

PAD DIAGRAM

## Preliminary



| Pad No. | Symbol | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :--- | :---: | :---: |
| 1 | SEG9 | -1400.8 | 1312.0 |
| 2 | SEG8 | -1400.8 | 1191.4 |
| 3 | SEG7 | -1400.8 | 1070.9 |
| 4 | SEG6 | -1400.8 | 950.4 |
| 5 | SEG5 | -1400.8 | 829.8 |
| 6 | SEG4 | -1400.8 | 709.3 |
| 7 | SEG3 | -1400.8 | 588.7 |
| 8 | SEG2 | -1400.8 | 468.2 |
| 9 | SEG1 | -1400.8 | 347.7 |
| 10 | SEG0 | -1400.8 | 227.1 |
| 11 | COM7 | -1400.8 | 106.6 |
| 12 | COM6 | -1400.8 | -14.0 |
| 13 | COM5 | -1400.8 | -134.5 |
| 14 | COM4 | -1400.8 | -255.0 |
| 15 | COM3 | -1400.8 | -375.6 |
| 16 | COM2 | -1400.8 | -496.1 |


| Pad No. | Symbol | X | Y |
| :---: | :---: | :---: | :---: |
| 17 | COM1 | -1400.8 | -616.7 |
| 18 | COM0 | -1400.8 | -737.2 |
| 19 | VDD2 | -1360.4 | -859.4 |
| 20 | BZ1 | -1354.9 | -1052.0 |
| 21 | BZ2 | -1354.9 | -1266.7 |
| 22 | VSS | -1111.5 | -1290.1 |
| 23 | $\overline{\text { RESET }}$ | -948.7 | -1290.1 |
| 24 | CLK | -828.1 | -1290.1 |
| 25 | TEST | -707.6 | -1290.1 |
| 26 | LXIN | -580.4 | -1290.1 |
| 27 | LXOUT | -459.9 | -1290.1 |
| 28 | VDD | -298.6 | -1275.5 |
| 29 | P4.0 | -170.6 | -1290.1 |
| 30 | P4.1 | -48.5 | -1290.1 |
| 31 | P4.2 | 73.6 | -1290.1 |
| 32 | P4.3 | 195.8 | -1290.1 |
| 33 | P0.0 | 317.9 | -1290.1 |
| 34 | P0.1 | 440.1 | -1290.1 |
| 35 | P0.2 | 562.2 | -1290.1 |
| 36 | P0.3 | 684.3 | -1290.1 |
| 37 | P8.0 | 806.5 | -1290.1 |
| 38 | P8.1 | 928.6 | -1290.1 |
| 39 | P8.2 | 1050.7 | -1290.1 |
| 40 | P8.3 | 1172.9 | -1290.1 |
| 41 | SEG20 | 1405.0 | -434.8 |
| 42 | SEG21 | 1405.0 | -314.3 |
| 43 | SEG22 | 1405.0 | -193.7 |
| 44 | SEG23 | 1405.0 | -73.2 |
| 45 | SEG24 | 1405.0 | 47.4 |
| 46 | SEG25 | 1405.0 | 167.9 |
| 47 | SEG26 | 1405.0 | 288.4 |
| 48 | SEG27 | 1405.0 | 409.0 |
| 49 | SEG28 | 1405.0 | 529.5 |
| 50 | SEG29 | 1405.0 | 650.1 |
| 51 | SEG30 | 1405.0 | 770.6 |
| 52 | SEG31 | 1405.0 | 891.1 |
| 53 | SEG32 | 1405.0 | 1011.7 |
| 54 | SEG33 | 1405.0 | 1132.2 |
| 55 | SEG34 | 1405.0 | 1252.8 |
| 56 | SEG35 | 1283.2 | 1289.5 |
| 57 | SEG36 | 1162.7 | 1289.5 |
| 58 | SEG37 | 1042.2 | 1289.5 |
| 59 | SEG38 | 921.6 | 1289.5 |

## Preliminary

| Pad No. | Symbol | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :--- | :---: | :---: |
| 60 | SEG39 | 801.1 | 1289.5 |
| 61 | VB | 680.5 | 1289.5 |
| 62 | VA | 560.0 | 1289.5 |
| 63 | V5 | 439.5 | 1289.5 |
| 64 | V4 | 318.9 | 1289.5 |
| 65 | V3 | 198.4 | 1289.5 |
| 66 | V2 | 77.8 | 1289.5 |
| 67 | V1 | -42.7 | 1289.5 |
| 68 | SEG19 | -163.2 | 1289.5 |
| 69 | SEG18 | -283.8 | 1289.5 |
| 70 | SEG17 | -404.3 | 1289.5 |
| 71 | SEG16 | -524.9 | 1289.5 |
| 72 | SEG15 | -645.4 | 1289.5 |
| 73 | SEG14 | -765.9 | 1289.5 |
| 74 | SEG13 | -886.5 | 1289.5 |
| 75 | SEG12 | -1007.0 | 1289.5 |
| 76 | SEG11 | -1127.6 | 1289.5 |
| 77 | SEG10 | -1248.1 | 1289.5 |

Unit: $\mu \mathrm{m}$
Chip Size : $3150 \times 2930 \mu \mathrm{~m}$
Note : For PCB layout,IC substrate must be floated or connected to Vss.

## INSTRUCTION TABLE

## (1) Data Transfer

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDA x | 01101010 xxxx xxxx | Acc $\leftarrow$ RAM $[\mathrm{x}]$ | 2 | 2 | - | Z | 1 |
| LDAM | 01011010 | Acc $\leftarrow \mathrm{RAM}[\mathrm{HL}]$ | 1 | 1 | - | Z | 1 |
| LDAX | 01100101 | Acc $\leftarrow$ ROM $[\mathrm{DP}]_{\mathrm{L}}$ | 1 | 2 | - | Z | 1 |
| LDAXI | 01100111 | Acc $\leftarrow \mathrm{ROM}[\mathrm{DP}]_{\mathrm{H}}, \mathrm{DP}+1$ | 1 | 2 | - | Z | 1 |
| LDH \#k | 1001 kkkk | $\mathrm{HR} \leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| LDHL x | 01001110 xxxx xx00 | LR $\leftarrow \mathrm{RAM}[\mathrm{x}], \mathrm{HR} \leftarrow \mathrm{RAM}[\mathrm{x}+1]$ | 2 | 2 | - | - | 1 |
| LDIA \#k | 1101 kkkk | Acc $\leftarrow \mathrm{k}$ | 1 | 1 | - | Z | 1 |
| LDL \#k | 1000 kkkk | $\mathrm{LR} \leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| STA x | 01101001 xxxx xxxx | RAM $[\mathrm{x}] \leftarrow \mathrm{Acc}$ | 2 | 2 | - | - | 1 |
| STAM | 01011001 | RAM $[\mathrm{HL}] \leftarrow$ Acc | 1 | 1 | - | - | 1 |
| STAMD | 01111101 | RAM[HL] $\leftarrow$ Acc, LR-1 | 1 | 1 | - | Z | C |
| STAMI | 01111111 | RAM[HL] $\leftarrow$ Acc, LR+1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| STD \#k,y | 01001000 kkkk yyyy | RAM $[\mathrm{y}] \leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| STDMI \#k | 1010 kkkk | RAM[HL] $\leftarrow \mathrm{k}$, LR+1 | , | 1 | - | Z | C' |
| THA | 01110110 | Acc $\leftarrow \mathrm{HR}$ | 1 | 1 | - | Z | 1 |
| TLA | 01110100 | Acc $\leftarrow \mathrm{LR}$ | 1 | 1 | - | Z | 1 |

(2) Rotate

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| RLCA | 01010000 | $\leftarrow \mathrm{CF} \leftarrow$ Acc $\downarrow$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| RRCA | 01010001 | $\rightarrow \mathrm{CF} \rightarrow \mathrm{Acc} \rightarrow$ | 1 | 1 | C | Z | C' |

(3) Arithmetic operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| ADCAM | 01110000 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]+\mathrm{CF}$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| ADD \#k,y | 01001001 kkkk yyyy | RAM $[\mathrm{y}] \leftarrow \mathrm{RAM}[\mathrm{y}]+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDA \#k | 011011100101 kkkk | $\mathrm{Acc} \leftarrow \mathrm{Acc}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDAM | 01110001 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDH \#k | 011011101001 kkkk | $\mathrm{HR} \leftarrow \mathrm{HR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDL \#k | 011011100001 kkkk | $\mathrm{LR} \leftarrow \mathrm{LR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDM \#k | 011011101101 kkkk | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}]+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| DECA | 01011100 | Acc $\leftarrow$ Acc-1 | 1 | 1 | - | Z | C |
| DECL | 01111100 | LR $\leftarrow$ LR-1 | 1 | 1 | - | Z | C |
| DECM | 01011101 | RAM $[\mathrm{HL}] \leftarrow \mathrm{RAM}[\mathrm{HL}]-1$ | 1 | 1 | - | Z | C |
| INCA | 01011110 | Acc $\leftarrow$ Acc + 1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |

## Preliminary

| INCL | 01111110 | LR $\leftarrow \mathrm{LR}+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| INCM | 01011111 | RAM[HL] $\leftarrow$ RAM[HL]+1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| SUBA \#k | 011011100111 kkkk | Acc $\leftarrow \mathrm{k}$-Acc | 2 | 2 | - | Z | C |
| SBCAM | 01110010 | Acc $\leftarrow$ RAM[HLl - Acc - CF' | 1 | 1 | C | Z | C |
| SUBM \#k | 011011101111 kkkk | RAM[HL] $\leftarrow \mathrm{k}-\mathrm{RAM}[\mathrm{HL}]$ | 2 | 2 | - | Z | C |

## (4) Logical operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| ANDA \#k | 011011100110 kkkk | Аcc $\leftarrow$ Acc\&k | 2 | 2 | - | Z | Z' |
| ANDAM | 01111011 | Acc $\leftarrow$ Acc \& RAM [HL] | 1 | 1 | - | Z | Z' |
| ANDM \#k | 011011101110 kkkk | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}] \& \mathrm{k}$ | 2 | 2 | - | Z | Z' |
| ORA \#k | 011011100100 kkkk | Асcヶ $\leftarrow$ Acc ' k | 2 | 2 | - | Z | Z' |
| ORAM | 01111000 | Acc $\leftarrow$ Acc ; RAM [ HL ] | 1 | 1 | - | Z | Z' |
| ORM \#k | 011011101100 kkkk | RAM $[\mathrm{HL}] \leftarrow$ RAM $[\mathrm{HL}]_{1}^{\prime} \mathrm{k}$ | 2 | 2 | - | Z | Z' |
| XORAM | 01111001 | Acc $\leftarrow$ Acc^RAM[HL] | 1 | 1 | - | Z | Z' |

(5) Exchange

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| EXA x | 01101000 xxxx xxxx | Acc $\leftrightarrow$ RAM[ x$]$ | 2 | 2 | - | Z | 1 |
| EXAH | 01100110 | Acc $\leftrightarrow$ HR | 1 | 2 | - | Z | 1 |
| EXAL | 01100100 | Acc $\leftrightarrow$ LR | 1 | 2 | - | Z | 1 |
| EXAM | 01011000 | Acc $\leftrightarrow$ RAM[HL] | 1 | 1 | - | Z | 1 |
| EXHL x | 01001100 xxxx xx00 | $\begin{aligned} & \text { LR } \leftrightarrow \text { RAM }[\mathrm{x}], \\ & \mathrm{HR} \leftrightarrow \operatorname{RAM}[\mathrm{x}+1] \end{aligned}$ | 2 | 2 | - | - | 1 |

## (6) Branch

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| SBR a | 00aa aaaa | If $\mathrm{SF}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}_{12-6} . \mathrm{a}_{5-0}$ else null | 1 | 1 | - | - | 1 |
| LBR a | 1100 aaaa aaaa aaaa | If $\mathrm{SF}=1$ then $\mathrm{PC} \leftarrow$ a else null | 2 | 2 | - | - | 1 |
| SLBR a | 010101011100 aaaa <br> aaaa aaaa (a:1000~1FFFh) <br> 010101111100 aaaa <br> aaaa aaaa (a:0000 0 FFFh $)$ | If $\mathrm{SF}=1$ then $\mathrm{PC} \leftarrow \mathrm{a}$ else null | 3 | 3 | - | - | 1 |

## (7) Compare

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CMP \#k,y | 01001011 kkkk yyyy | k-RAM[y] | 2 | 2 | C | Z | Z' |
| CMPA x | 01101011 xxxx xxxx | RAM[x]-Acc | 2 | 2 | C | Z | Z' |

## Preliminary

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| CMPAM | 01110011 | RAM[HL] - Acc | 1 | 1 | C | Z | Z' |
| CMPH \#k | 011011101011 kkkk | k - HR | 2 | 2 | - | Z | C |
| CMPIA \#k | 1011 kkkk | k - Acc | 1 | 1 | C | Z | Z' |
| CMPL \#k | 011011100011 kkkk | k-LR | 2 | 2 | - | Z | C |

## (8) Bit manipulation

| Mnemonic |  | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C |  |  |  | Z | S |
| CLM | b |  | 1111 00bb | RAM $[\mathrm{HL}]_{\mathrm{b}} \leftarrow 0$ | 1 | 1 | - | - | 1 |
| CLP | p,b | 01101101 11bb pppp | PORT[p] ${ }_{6} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| CLPL |  | 01100000 | PORT $\left[\mathrm{LR}_{3-2}+4\right] \mathrm{LR}_{1-0} \leftarrow 0$ | 1 | 2 | - | - | 1 |
| CLR | y,b | 01101100 11bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| SEM | b | 111101 bb | RAM $[\mathrm{HL}]_{\mathrm{b}} \leftarrow 1$ | 1 | 1 | - | - | 1 |
| SEP | p,b | 01101101 01bb pppp | PORT[p] ${ }_{\text {b }} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| SEPL |  | 01100010 | PORT $\left.\mathrm{LR}_{3-2}+4\right]_{\mathrm{LR}}^{1-0} 5$ | 1 | 2 | - | - | 1 |
| SET | y,b | 01101100 01bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| TF | y,b | 01101100 00bb yyyy | SFヶRAM $[y]_{b}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFA | b | 1111 10bb |  | 1 | 1 | - | - | * |
| TFM | b | 1111 11bb | SFヶRAM[HL] ${ }_{\text {b }}{ }^{\prime}$ | 1 | 1 | - | - | * |
| TFP | p,b | 01101101 00bb pppp | SF $\leftarrow$ PORT $[\mathrm{p}]_{b}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFPL |  | 01100001 | SF $\leftarrow$ PORT $\left[\mathrm{LR}_{3-2}+4\right] \mathrm{LR}_{1-0}{ }^{\prime}$ | 1 | 2 | - | - | * |
| TT | y,b | 01101100 10bb yyyy | $\mathrm{SF} \leftarrow \mathrm{RAM}[\mathrm{y}]_{\mathrm{b}}$ | 2 | 2 | - | - | * |
| TTP | p,b | 01101101 10bb pppp | SF $\leftarrow$ PORT $[\mathrm{p}]_{\mathrm{b}}$ | 2 | 2 | - | - | * |

## (9) Subroutine

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LCALL a | 0100 0aaa aaaa aaaa | $\begin{aligned} & \mathrm{STACK}[\mathrm{SP}] \leftarrow \mathrm{PC}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a} \end{aligned}$ | 2 | 2 | - | - | - |
| SCALL a | 1110 nnnn | STACK $[\mathrm{SP}] \leftarrow \mathrm{PC}$, <br> $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a}, \mathrm{a}=8 \mathrm{n}+6$ <br> ( $\mathrm{n}=1 \sim 15$ ),0086h ( $\mathrm{n}=0$ ) | 1 | 2 | - | - | - |
| RET | 01001111 | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{PC} \leftarrow \mathrm{STACK}[\mathrm{SP}]$ | 1 | 2 | - | - | - |

## (10) Input/output

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| INA p | 011011110100 pppp | Acc $\leftarrow$ PORT[p] | 2 | 2 | - | Z | Z' |
| INM p | 011011111100 pppp | RAM[HL] $\leftarrow$ PORT[p] | 2 | 2 | - | - | $\mathrm{Z}^{\prime}$ |
| OUT \#k,p | 01001010 kkkk pppp | PORT[p] $\leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| OUTA p | 01101111 000p pppp | PORT[p] $\leftarrow$ Acc | 2 | 2 | - | - | 1 |
| OUTM p | 01101111 100p pppp | PORT[p] $\leftarrow$ RAM [HL] | 2 | 2 | - | - | 1 |

(11) Flag manipulation

## Preliminary

| Mnemonic | Object code (binary ) | Operation description | Byte | Cycle |  | Flag |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | 1 | 1 | 0 | - |
| TFCFC | 01010011 | SF $\leftarrow \mathrm{CF}^{\prime}, \mathrm{CF} \leftarrow 0$ | 1 | 1 | 1 | - | $*$ |
| TTCFS | 01010010 | SF $\leftarrow \mathrm{CF}, \mathrm{CF} \leftarrow 1$ | 1 | 1 | - | - | $*$ |
| TZS | 01011011 | SF $\leftarrow \mathrm{ZF}$ | $\mathbf{Z}$ | $\mathbf{S}$ |  |  |  |

## (12) Interrupt control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CIL r | 01100011 11rr rrrr | $\mathrm{IL} \leftarrow \mathrm{IL}$ \& r | 2 | 2 | - | - | 1 |
| DICIL r | 01100011 10rr rrrr | EIF $\leftarrow 0$, IL $\leftarrow \mathrm{IL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EICIL r | 01100011 01rr rrrr | EIF $\leftarrow 1, \mathrm{IL} \leftarrow \mathrm{LIL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EXAE | 01110101 | MASK $\leftrightarrow$ Acc | 1 | 1 | - | - | 1 |
| RTI | 01001101 | $\begin{aligned} & \text { SP } \leftarrow \mathrm{SP}+1, \mathrm{FLAG.PC} \\ & \leftarrow \mathrm{STACK}[\mathrm{SP}], \mathrm{EIF} \leftarrow 1 \\ & \hline \end{aligned}$ | 1 | 2 | * | * | * |

## (13) CPU control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| NOP | 01010110 | no operation | 1 | 1 | - | - | - |

(14) Timer/Counter \& Data pointer \& Stack pointer control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDADPL | 0110101011111100 | Acc $\leftarrow[\mathrm{DP}]_{\text {L }}$ | 2 | 2 | - | Z | 1 |
| LDADPM | 0110101011111101 | $\mathrm{Acc} \leftarrow[\mathrm{DP}]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDADPH | 0110101011111110 | Acc $\leftarrow[\mathrm{DP}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| LDASP | 0110101011111111 | Acc $\leftarrow$ SP | 2 | 2 | - | Z | 1 |
| LDATAL | 0110101011110100 | Acc $\leftarrow[\mathrm{TA}]_{\text {L }}$ | 2 | 2 | - | Z | 1 |
| LDATAM | 0110101011110101 | Acc $\leftarrow[T A]_{M}$ | 2 | 2 | - | Z | 1 |
| LDATAH | 0110101011110110 | Acc $\leftarrow[\mathrm{TA}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| LDATBL | 0110101011111000 | Acc $\leftarrow[\mathrm{TB}]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDATBM | 0110101011111001 | Acc $\leftarrow[\mathrm{TB}]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDATBH | 0110101011111010 | Acc $\leftarrow[\mathrm{TB}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| STADPL | 0110100111111100 | $[\mathrm{DP}]_{L} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPM | 0110100111111101 | $[D P]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPH | 0110100111111110 | $[\mathrm{DP}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STASP | 0110100111111111 | $\mathrm{SP} \leftarrow \mathrm{Acc}$ | 2 | 2 | - | - | 1 |
| STATAL | 0110100111110100 | $[\mathrm{TA}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAM | 0110100111110101 | $[\mathrm{TA}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAH | 0110100111110110 | $[\mathrm{TA}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBL | 0110100111111000 | $[\mathrm{TB}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBM | 0110100111111001 | $[\mathrm{TB}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBH | 0110100111111010 | $[\mathrm{TB}]_{\mu} \leftarrow$ Acc | 2 | 2 | - | - | 1 |

* This specification are subject to be changed without notice.


## Preliminary

## **** SYMBOL DESCRIPTION

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| HR | H register | LR | L register |
| PC | Program counter | DP | Data pointer |
| SP | Stack pointer | STACK[SP] | Stack specified by SP |
| Acc | Accumulator | FLAG | All flags |
| CF | Carry flag | ZF | Zero flag |
| SF | Status flag | EI | Enable interrupt register |
| IL | Interrupt latch | MASK | Interrupt mask |
| PORT[p] | Port ( address : p ) | TA | Timer/counter A |
| TB | Timer/counter B | RAM[HL] | Data memory (address : HL ) |
| RAM[x] | Data memory (address : x ) | ROM[DP]L | Low 4-bit of program memory |
| ROM[DP] ${ }^{\text {a }}$ | High 4-bit of program memory | [DP]L | Low 4-bit of data pointer register |
| [DP]M | Middle 4-bit of data pointer register | [DP] ${ }_{\text {¢ }}$ | High 4-bit of data pointer register |
| [TA]L([TB]L) | Low 4-bit of timer/counter A (timer/counter B) register | [TA]m([TB]м) | Middle 4-bit of timer/counter A (timer/counter B) register |
| [TA]н([TB]н) | High 4-bit of timer/counter A (timer/counter B) register | $\mathrm{LR}_{1-0}$ | Contents of bit assigned by bit 1 to 0 of LR |
| $\mathrm{LR}_{3-2}$ | Bit 3 to 2 of LR | $\mathrm{a}_{5-0}$ | Bit 5 to 0 of destination address for branch instruction |
| $\mathrm{PC}_{12-6}$ | Bit 12 to 6 of program counter | $\leftarrow$ | Transfer |
| $\stackrel{ }{+}$ | Exchange | + | Addition |
| - | Substraction | \& | Logic AND |
|  | Logic OR | $\wedge$ | Logic XOR |
| ' | Inverse operation | . | Concatenation |
| \#k | 4-bit immediate data | x | 8-bit RAM address |
| y | 4-bit zero-page address | p | 4-bit or 5-bit port address |
| b | Bit address | r | 6-bit interrupt latch |

