## Features

- Clocking Speeds up to 40 MHz
- 15 ns tr/tf at 2000 pF C $_{\text {LOAD }}$
- 0.5 ns Rise and Fall Times Mismatch
- 0.5ns $\mathrm{T}_{\mathrm{ON}}-\mathrm{T}_{\mathrm{OFF}}$ Prop Delay Mismatch
- 3.5 pF Typical Input Capacitance
- 3.5A Peak Drive
- Low on Resistance of $3.5 \Omega$
- High Capacitive Drive Capability
- Operates from 4.5 V up to 18 V


## Applications

- ATE/Burn-in Testers
- Level Shifting
- IGBT Drivers
- CCD Drivers


## Ordering Information

| Part No. | Package | Tape \& Reel | Outline \# |
| :--- | :---: | :---: | :---: |
| EL7155CN | 8-Pin DIP | - | MDP0031 |
| EL7155CS | 8-Pin SOIC | - | MDP0027 |
| EL7155CS-T7 | 8-Pin SOIC | $7 "$ | MDP0027 |
| EL7155CS-T13 | 8-Pin SOIC | $13 "$ | MDP0027 |

## General Description

The EL7155C high-performance pin driver with tri-state is suited to many ATE and level-shifting applications. The 3.5A peak drive capability makes this part an excellent choice when driving high capacitance loads.

Output pins OUTH and OUTL are connected to input pins VH and VL respectively, depending on the status of the IN pin. One of the output pins is always in tri-state, except when the OE pin is active low, in which case both outputs are in tri-state mode. The isolation of the output FETs from the power supplies enables VH and VL to be set independently, enabling level-shifting to be implemented.
This pin driver has improved performance over existing pin drivers. It is specifically designed to operate at voltages down to 0 V across the switch elements while maintaining good speed and on-resistance characteristics.

Available in the 8-Pin SOIC and 8-Pin PDIP packages, the EL7155C is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pin Layout Diagram



## EL7155C

## High-Performance Pin Driver

## Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=2^{5^{\circ} \mathrm{C}}\right)$

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
Supply Voltage ( $\mathrm{V}_{\mathrm{S}}+$ to VL )
Input Voltage
Continuous Output Current

VL -0.3V, VL ++0.3 V
200 mA

| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Power Dissipation | see curves |
| Maximum ESD | 2 kV |

## Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$.

## Electrical Characteristics

$\mathbf{V}_{\mathrm{S}^{+}}=+\mathbf{1 5} \mathrm{V}, \mathrm{VH}=+\mathbf{1 5} \mathrm{V}, \mathrm{VL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic '1' Input Voltage |  | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic '1' Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}^{+}+$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic '0' Input Voltage |  |  |  | 0.8 | V |
| ILI | Logic '0' Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| Output |  |  |  |  |  |  |
| $\mathrm{R}_{\text {OVH }}$ | ON Resistance VH to OUTH | $\mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ |  | 2.7 | 4.5 | $\Omega$ |
| RovL | ON Resistance VL to OUTL | IOUT $=+200 \mathrm{~mA}$ |  | 3.5 | 5.5 | $\Omega$ |
| Iout | Output Leakage Current | $\mathrm{OE}=0 \mathrm{~V}, \mathrm{OUTH}=\mathrm{VL}, \mathrm{OUTL}=\mathrm{V}^{+}+$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| IPK | Peak Output Current (linear resistive operation) | Source |  | 3.5 |  | A |
|  |  | Sink |  | 3.5 |  | A |
| IDC | Continuous Output Current | Source/Sink | 200 |  |  | mA |
| Power Supply |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=\mathrm{V}^{+}+$ |  | 1.3 | 3 | mA |
| IVH | Off Leakage at VH | $\mathrm{VH}=0 \mathrm{~V}$ |  | 4 | 10 | $\mu \mathrm{A}$ |
| Switching Characteristics |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 14.5 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 15 |  | ns |
| trFdelta | $\mathrm{t}_{\mathrm{R}, \mathrm{t}}$ t Mismatch | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-1}$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 9.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-2}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 10 |  | ns |
| $\mathrm{t}_{\text {Ddelta }}$ | $\mathrm{t}_{\mathrm{D}-1-\mathrm{t}_{\mathrm{D}-2} \text { Mismatch }}$ | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| tD-3 | Tri-State Delay Enable |  |  | 10 |  | ns |
| tD-4 | Tri-State Delay Disable |  |  | 10 |  | ns |

## Electrical Characteristics

$\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{VH}=+5 \mathrm{~V}, \mathrm{VL}=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic '1' Input Voltage |  | 2.0 |  |  | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic '1' Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}^{+}+$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic '0' Input Voltage |  |  |  | 0.8 | V |
| IIL | Logic '0' Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3.5 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  |  | 50 |  | $\mathrm{M} \Omega$ |
| Output |  |  |  |  |  |  |
| R ${ }_{\text {OVH }}$ | ON Resistance VH to OUTH | IOUT $=-200 \mathrm{~mA}$ |  | 3.4 | 5 | $\Omega$ |
| $\mathrm{R}_{\text {OVL }}$ | ON Resistance VL to OUTL | $\mathrm{I}_{\text {OUT }}=+200 \mathrm{~mA}$ |  | 4 | 6 | $\Omega$ |
| I ${ }_{\text {OUT }}$ | Output Leakage Current | OE $=0 \mathrm{~V}, \mathrm{OUTH}=\mathrm{VL}, \mathrm{OUTL}=\mathrm{V}^{+}{ }^{+}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PK}}$ | Peak Output Current (linear resistive operation) | Source |  | 3.5 |  | A |
|  |  | Sink |  | 3.5 |  | A |
| IDC | Continuous Output Current | Source/Sink | 200 |  |  | mA |
| Power Supply |  |  |  |  |  |  |
| $\mathrm{I}_{\text {S }}$ | Power Supply Current | Inputs $=\mathrm{V}_{\text {S }}{ }^{+}$ |  | 1 | 2.5 | mA |
| $\mathrm{I}_{\mathrm{VH}}$ | Off Leakage at VH | $\mathrm{VH}=0 \mathrm{~V}$ |  | 4 | 10 | $\mu \mathrm{A}$ |
| Switching Characteristics |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 17 |  | ns |
| ${ }^{\text {tradelta }}$ | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Mismatch | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{D}-1}$ | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-2}$ | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 12 |  | ns |
| t ${ }_{\text {Ddelta }}$ | $\mathrm{t}_{\mathrm{D}-1-\mathrm{t}_{\mathrm{D}-2} \text { Mismatch }}$ | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}-3}$ | Tri-State Delay Enable |  |  | 11 |  | ns |
| t-4 | Tri-State Delay Disable |  |  | 11 |  | ns |

## Typical Performance Curves








## Typical Performance Curves (cont.)







## Truth Table

| OE | IN | VH to OUTH | OUTL to VS- |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Open | Open |
| 0 | 1 | Open | Open |
| 1 | 0 | Closed | Open |
| 1 | 1 | Open | Closed |

Operating Voltage Range

| PIN | MIN | MAX |
| :---: | :---: | :---: |
| GND - VL | -5 | 0 |
| $\mathrm{~V}_{\mathrm{S}}+-\mathrm{VL}$ | 5 | 18 |
| VH - VL | 0 | 18 |
| $\mathrm{~V}_{\mathrm{S}}+-\mathrm{VH}$ | 0 | 18 |
| $\mathrm{~V}_{\mathrm{S}^{+}}-\mathrm{GND}$ | 5 | 18 |

## Timing Diagrams



## Standard Test Configuration



Pin Descriptions

| Pin | Name | Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}^{+}+$ | Positive Supply Voltage |  |
| $2$ | OE | Output Enable |  |
| 3 | IN | Input | Same as Circuit 1 |
| 4 | GND | Ground |  |
| 5 | VL | Negative Supply Voltage |  |
| $6$ | OUTL | Lower Switch Output |  |
| $7$ | OUTH | Upper Switch Output | Circuit 3 |
| 8 | VH | Upper Output Voltage |  |

## Block Diagram



## Application Information

## Product Description

The EL7155C is a high performance 40 MHz pin driver. It contains two analog switches connecting VH to OUTH and VL to OUTL. Depending on the value of the IN pin, one of the two switches will be closed and the other switch open. An output enable (OE) is also supplied which opens both switches simultaneously.
Due to the topology of the EL7155C, VL should always be connected to a voltage equal to, or lower than GND. VH can be connected to any voltage between VL and the positive supply, $\mathrm{V}_{\mathrm{S}}$.

The EL7155C is available in both the 8 -pin SOIC and the 8 -pin PDIP packages. The relevant package should be chosen depending on the calculated power dissipation.

## Supply Voltage Range and Input Compatibility

The EL7155C is designed for operation on supplies from 5 V to 15 V ( 4.5 V to 18 V maximum). The table on page 6 shows the specifications for the relationship between the $\mathrm{V}_{\mathrm{S}}+\mathrm{VH}, \mathrm{VL}$, and GND pins.

All input pins are compatible with both 3 V and 5 V CMOS signals. With a positive supply ( $\mathrm{V}_{\mathrm{S}^{+}}$) of 5 V , the EL7155C is also compatible with TTL inputs.

## Power Supply Bypassing

When using the EL7155C, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7155C necessitate the use of a bypass capacitor between the $\mathrm{V}_{\mathrm{S}}+$ and GND pins. It is recommended that a $2.2 \mu \mathrm{~F}$ tantalum capacitor be used in parallel with a $0.1 \mu \mathrm{~F}$ low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the VH and VL pins have some level of bypassing, especially if the EL7155C is driving highly capacitive loads.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7155C drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below $\mathrm{T}_{\mathrm{jmax}}\left(125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting the package type.
Power dissipation may be calculated:

$$
\mathrm{PD}=\left(\mathrm{v}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{S}}\right)+\left(\mathrm{C}_{\mathrm{INT}} \times \mathrm{v}_{\mathrm{S}}^{2} \times \mathrm{f}\right)+\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\text {OUT }}^{2} \times \mathrm{f}\right)
$$

where:

- $\mathrm{V}_{\mathrm{S}}$ is the total power supply to the EL7155C (from $\mathrm{V}_{\mathrm{S}}+$ to GND),
- $\mathrm{V}_{\text {out }}$ is the swing on the output (VH-VL),
- $\mathrm{C}_{\mathrm{L}}$ is the load capacitance,
- $\mathrm{C}_{\text {INT }}$ is the internal load capacitance (50pF max.),
- $I_{S}$ is the quiescent supply current (3mA max.) and
- f is frequency

Having obtained the application's power dissipation, a maximum package thermal coefficient may be determined, to maintain the internal die temperature below $\mathrm{T}_{\text {jmax }}$ :

$$
\theta_{\mathrm{j} a}=\frac{\left(\mathrm{T}_{\mathrm{j} \max }-\mathrm{T}_{\max }\right)}{\mathrm{PD}}
$$

where:

- $\mathrm{T}_{\mathrm{jmax}}$ is the maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$,
- $\mathrm{T}_{\text {max }}$ is the maximum operating temperature,
- PD is the power dissipation calculated above,
- $\theta_{\mathrm{ja}}$ thermal resistance on junction to ambient.
$\theta_{\mathrm{ja}}$ is $160^{\circ} \mathrm{C} / \mathrm{W}$ for the SO8 package and $100^{\circ} \mathrm{C} / \mathrm{W}$ for the PDIP8 package when using a standard JEDEC JESD51-3 single-layer test board. If $\mathrm{T}_{\mathrm{jmax}}$ is greater than $125^{\circ} \mathrm{C}$ when calculated using the equation above, then one of the following actions must be taken:
- Reduce $\theta_{\mathrm{ja}}$ the system by designing more heat-sinking into the PCB (as compared to the standard JEDEC JESD51-3)
- Use the PDIP8 instead of the SO8 package
- De-rate the application either by reducing the switching frequency, the capacitive load, or the maximum operating (ambient) temperature ( $\mathrm{T}_{\max }$ )


## General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

## Elantec Semiconductor, Inc.

675 Trade Zone Blvd.
Milpitas, CA 95035
Telephone: (408) 945-1323
(888) ELANTEC

Fax: (408) 945-9305
European Office: +44-118-977-6080
Japan Technical Center: +81-45-682-5820

## WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms \& conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

