



EL2140C/2141C

150 MHz Differential Twisted Pair Driver

Features

- Fully differential inputs, outputs, and feedback
- Differential input range ±2.3V
- 150 MHz 3 dB bandwidth
- 800 V/ μ s slew rate
- -55 dB distortion at 3 MHz
- -75 dB distortion at 100 kHz
- $\pm 5V$ supplies or + 6V single supply
- 50 mA minimum output current
- Output swing (200Ω load) to within 1.5V of supplies (14V pk-pk differential)
- Low power-11 mA typical supply current

Applications

- Twisted pair driver
- Differential line driver
- VGA over twisted pair
- ADSL/HDSL driver
- Single ended to differential amplification
- Transmission of analog signals in a noisy environment

Ordering Information

Part No.	Temp. Range	Package	Outline #
EL2140CN	$-40^\circ C$ to $+85^\circ C$	8-pin PDIP	MDP0031
EL2140CS	$-40^\circ C$ to $+85^\circ C$	8-pin SOIC	MDP0027
EL2141CN	$-40^\circ C$ to $+85^\circ C$	8-pin PDIP	MDP0031
EL2141CS	$-40^{\circ}C$ to $+85^{\circ}C$	8-pin SOIC	MDP0027

General Description


The EL2140C/2141C is a very high bandwidth amplifier whose output is in differential form, and is thus primarily targeted for applications such as driving twisted pair lines, or any application where common mode injection is likely to occur. The input signal can be in either single-ended or differential form, but the output is always in differential form.

On the EL2141C, two feedback inputs provide the user with the ability to set the device gain, (stable at minimum gain of two), whereas the EL2140C comes with a fixed gain of two.

The output common mode level is set by the reference pin $(V_{\rm REF})$, which has a -3 dB bandwidth of over 100 MHz. Generally, this pin is grounded, but it can be tied to any voltage reference.

The transmission of ADSL/HDSL signals requires very low distortion amplification, so this amplifier was designed with this as a primary goal. The actual signal distortion levels depend upon input and output signal amplitude, as well as the output load impedance. (See distortion data inside.)

Both outputs $(V_{\rm OUT},\,V_{\rm OUTB})$ are short circuit protected to withstand temporary overload condition.



Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

©1995 Elantec, Inc.

October 1995, Rev

Absolute Maximum Ratings

Supply Voltage (V_{CC}-V_{EE}) Maximum Output Current Storage Temperature Range Operating Junction Temperaure

0V-12.6V $\pm 60 \text{ mA}$ -65°C to $+150^{\circ}\text{C}$ $+150^{\circ}C$

 -40° C to 85° C Recommended Operating Temperature $V_{\rm EE}\! +\! 0.8V$ (MIN) to $V_{CC}\! -\! 0.8V$ (MAX) $V_{\rm IN}, V_{\rm INB}, V_{\rm REF}$ $V_{\rm IN} - V_{\rm INB}$ $\pm 5V$

Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test $equipment, specifically the LTX77 \ Series \ system. \ Unless \ otherwise \ noted, \ all \ tests \ are \ pulsed \ tests, \ therefore \ T_J = T_C = T_A.$

Test Level	Test Procedure
Ι	100% production tested and QA sample tested per QA test plan QCX0002.
II	100% production tested at $T_{\rm A}=25^{\rm o}C$ and QA sample tested at $T_{\rm A}=25^{\rm o}C$,
	T_{MAX} and T_{MIN} per QA test plan QCX0002.
III	QA sample tested per QA test plan QCX0002.
IV	Parameter is guaranteed (but not tested) by Design and Characterization Data.
v	Parameter is typical value at $T_A = 25^{\circ}$ C for information purposes only.

DC Electrical Characteristics $V_{CC} = +5V, V_{EE} = -5V, T_A = 25^{\circ}C, V_{IN} = 0V, R_L = 200$, unless otherwise specified

Parameter	Description	Min	Тур	Max	Test Level	Units	
V _{supply}	Supply Operating Range ($V_{CC}-V_{EE}$)		± 5.0	±6.3	I	v	
IS	Power Supply Current (No Load)		11	14	I	mA	
V _{OS}	Input Referred Offset Voltage	-25	10	40	40 I mV		
I_{IN}	Input Bias Current (V_{IN} , V_{INB} , V_{REF})	-20	6	6 20 Ι μ			
$Z_{\rm IN}$	Differential Input Impedance		400		v	kΩ	
V_{DIFF}	Differential Input Range	± 2.0	± 2.3		I	v	
A_V	Voltage Gain (EL2140C) $V_{IN} = 2V_{pk-pk}$	1.95	1.985	2.02	I	V/V	
A _{VOL}	Open Loop Voltage Gain (EL2141C)		75		v	dB	
V _{CM}	Input Common Mode Voltage Range (EL2140C)	-2.6		+4.0	I	v	
V _{OUT} (200)	Output Voltage Swing (200 Ω load, V _{OUT} to V _{OUTB}) (EL2141C)	±3.4	± 3.6 I		I	v	
V _{OUT} (100)	Output Voltage Swing (100 Ω Load, V _{OUT} to V _{OUTB}) (EL2141C)	± 2.9	±3.1		I	v	
V _N	Input Referred Voltage Noise		36		v	nV∥ Hz	
V _{REF}	Output Voltage Control Range (EL2140C)	-2.5		+ 3.3	I	v	
V _{REFOS}	Output Offset Relative to V _{REF}	-60	-25	+ 60	I	mV	
PSRR	Power Supply Rejection Ratio	60	50 70 I		dB		
I _{OUT} (min)	Minimum Output Current	50	60		I	I mA	
CMRR	Input Common Mode Rejection Ratio (EL2140C) $V_{CM} = \pm 2V$	60	70		I	I dB	
R _{OUT}	$(V_{OUT} = V_{OUTB} = 0V)$ Output Impedence		0.1		v	Ω	


AC Electrical Characteristics $V_{CC} = +5V, V_{EE} = -5V, T_A = 25^{\circ}C, V_{IN} = 0V, R_{LOAD} = 200$, unless otherwise specified


Parameter	Description	Min	Тур	Max	Test Level	Units
BW(-3 dB)	-3 dB Bandwidth (EL2140C and EL2141C @ gain of 2)		150		v	MHz
SR	Differential Slewrate		800		v	V/µs
Tstl	Settling Time to 1%		15		v	ns
GBW	Gain Bandwidth Product		400		v	MHz
V _{REFBW} (-3 dB)	V _{REF} – 3 dB Bandwidth		130		v	MHz
V _{REFSR}	V _{REF} Slewrate		100		v	V/µs
THDf1	Distortion at 100 kHz (Note 1)		-75		v	dB
dP	Differential Phase @ 3.58 MHz		0.16		v	٥
dG	Differential Gain @ 3.58 MHz		0.24		v	%


Note 1: Distortion measurement quoted for $V_{OUT}-V_{OUTB}$ = 12V pk-pk, R_{LOAD} = 200 Ω , Vgain = 8.

Pin Description

Pin EL2140C	No. EL2141C	Pin Name	Function
1	2	VIN	Non-inverting Input
3		V _{INB}	Inverting Input (EL2140C only)
	1	FBP	Non-inverting Feedback Input. Resistor R1 must be Connected from this Pin to V _{OUT} . (EL2141C only)
	4	FBN	Inverting Feedback Input. Resistor R3 must be Connected from this pin to V _{OUTB} . (EL2141C only)
4	3	V _{REF}	Output Common-mode Control. The Common-mode Voltage of V_{OUT} and V_{OUTB} will Follow the Voltage on this Pin. Note that on the EL2141, this pin is also the V_{INB} pin.
5	5	V _{OUTB}	Inverting Output
6	6	V _{CC}	Positive Supply
7	7	V _{EE}	Negative Supply
8	8	VOUT	Non-inverting Output







Choice of feedback resistor

There is little to be gained from choosing resistor R2 values below 400 Ω and, in fact, it would only result in increased power dissipation and signal distortion. Above 400 Ω , the bandwidth response will develop some peaking (for a gain of two), but substantially higher resistor R2 values may be used for higher voltage gains, such as up to 2 k Ω at a gain of eight before peaking will develop. R1 and R3 are selected as needed to set the voltage gain, and while R1 = R3 is suggested, the gain equation above holds for any values (see distortion for further suggestions).

Capacitance considerations

As with many high bandwidth amplifiers, the EL2140C/2141C prefer not to drive highly capacitive loads. It is best if the capacitance on V_{OUT} and V_{OUTB} is kept below 10 pF if the user does not want gain peaking to develop.

In addition, on the EL2141C, the two feedback nodes FBP and FBN should be laid out so as to minimize stray capacitance, else an additional pole will potentially develop in the response with possible gain peaking. The amount of capacitance tolerated on any of these nodes in an actual application will also be dependent on the gain setting and the resistor values in the feedback network.

Distortion considerations


The harmonics that these amplifiers will potentially produce are the 2nd, 3rd, 5th, and 6th. Their amplitude is application dependent. All other harmonics should be negligible by comparison. Each should be considered separately:

H2 The second harmonic arises from the input stage, and the lower the applied differential signal amplitude, the lower the magnitude of the second harmonic. For practical considerations of required output signal and input noise levels, the user will end up choosing a circuit gain. Referring to Figure 1, it is best if the voltage at the negative feedback node tracks the V_{REF} node, and the voltage at the positive feedback node tracks the V_{IN} node respectively. This would the oretically require that R1 + R2 = R3, although the lowest distortion is found at about R3 = R1 + (0.7*R2). With this arrangement, the second harmonic should be suppressed well below the value of the third harmonic.

Applications Information - Contd.


H3 The third harmonic should be the dominant harmonic and is primarily affected by output load current which, of course, is unavoidable. However, this should encourage the user not to waste current in the gain setting resistors, and to use values that consume only a small proportion of the load current, so long as peaking does not occur. The more load current, the worse the distortion, but depending on the frequency, it may be possible to reduce the amplifier gain so that there is more internal gain left to cancel out any distortion. H5 The fifth harmonic should always be below the third, and will not become significant until heavy load currents are drawn. Generally, it should respond to the same efforts applied to reducing the third harmonic.


H6 The sixth harmonic should not be a problem and is the result of poor power supply decoupling. While 100 nF chip capacitors may be sufficient for some applications, it would be insufficient for driving full signal swings into a twisted pair line at 100 kHz. Under these conditions, the addition of 4.7 μ F tantalum capacitors would cure the problem.




Typical Applications Circuits

Figure 1. Typical Twisted Pair Application









BLANK

EL2140C/2141C

150 MHz Differential Twisted Pair Driver

General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



Elantec, Inc.

1996 Tarob Court Milpitas, CA 95035 Telephone: (408) 945-1323 (800) 333-6314 Fax: (408) 945-9305 European Office: 44-71-482-4596

WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

Printed in U.S.A.