10-TAP, TTL-INTERFACED FIXED DELAY LINE (SERIES DDU7C)



FEATURES

- Ten equally spaced outputs
- Fits standard 16-pin DIP socket
- Low profile
- Auto-insertable
- Input & outputs fully CMOS interfaced & buffered
- 10 T²L fan-out capability

√14 D VDD IN □1 7₁₆□ VDD IN □1 T2 15 T1 N/C □2 13 T1 T4 □3 14 T3 T2 □3 12 T3 T6 □4 13 T5 T4 □4 11 T5 12 T7 T8 □ 5 T6 □5 10 T7 T10 □6 11 T9 T8 □6 9<u>□</u> T9 10 N/C 9 N/C GND ☐8 GND □7 8 T10 DDU7C-xx DIP Military DIP DDU7C-xxA3 Gull-Wina DDU7C-xxM DDU7C-xxB3 J-Lead DDU7F-xxMC3 Military SMD

PACKAGES

FUNCTIONAL DESCRIPTION

The DDU7C-series device is a 10-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T10), shifted in time by an amount determined by the device dash number. The nominal tap-to-tap delay increment is given by 1/10 of the dash number. For dash numbers less than 50, the total delay of the line is measured from T1 to T10, with the

PIN DESCRIPTIONS

IN Signal Input T1-T10 Tap Outputs VDD +5 Volts GND Ground

nominal value given by 9 times the increment. The inherent delay from IN to T1 is nominally 8.0ns. For dash numbers greater than or equal to 50, the total delay of the line is measured from IN to T10, with the nominal value given by the dash number.

SERIES SPECIFICATIONS

Minimum input pulse width: 20% of total delay


Output rise time: 8ns typical
Supply voltage: 5VDC ± 5%

Supply current: I_{CCL} = 40μa typical


 $I_{\text{CCH}} = 10$ ma typical

Operating temperature: 0° to 70° C

Temp. coefficient of total delay: 300 PPM/°C



Functional diagram for dash numbers < 50



Functional diagram for dash numbers >= 50

©1997 Data Delay Devices

DASH NUMBER SPEC.'S

Part Number	Total Delay (ns)	Delay Per Tap (ns)
DDU7C-25	22.5 ± 2.0 *	2.5 ± 1.0
DDU7C-100	100 ± 5.0	10.0 ± 2.0
DDU7C-150	150 ± 7.5	15.0 ± 2.0
DDU7C-200	200 ± 10.0	20.0 ± 2.0
DDU7C-250	250 ± 12.5	25.0 ± 2.0
DDU7C-300	300 ± 15.0	30.0 ± 3.0
DDU7C-400	400 ± 20.0	40.0 ± 4.0
DDU7C-500	500 ± 25.0	50.0 ± 5.0

^{*} Total delay is referenced to first tap Input to first tap = 8.0ns ± 2 ns

NOTE: Any dash number between 25 and 500 not shown is also available.

APPLICATION NOTES

HIGH FREQUENCY RESPONSE

The DDU7C tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 20% of the total delay and periods as small as 40% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data Delay Devices if your application requires device testing at a specific input condition.

POWER SUPPLY BYPASSING

The DDU7C relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VDD to GND, located as close as possible to the VDD pin, is recommended. A wide VDD trace and a clean ground plane should be used.

DEVICE SPECIFICATIONS

TABLE 1: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V_{CC}	-0.3	7.0	V	
Input Pin Voltage	V_{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T_{STRG}	-55	150	С	
Lead Temperature	T_{LEAD}		300	С	10 sec

TABLE 2: DC ELECTRICAL CHARACTERISTICS

(0C to 70C, 4.75V to 5.25V)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V_{OH}	3.98	4.4		V	$V_{DD} = 5.0, I_{OH} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
Low Level Output Voltage	V_{OL}		0.15	0.26	V	$V_{DD} = 5.0$, $I_{OL} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
High Level Output Current	I _{OH}			-4.0	mA	
Low Level Output Current	I _{OL}			4.0	mA	
High Level Input Voltage	V_{IH}	3.15			V	
Low Level Input Voltage	V_{IL}			1.35	V	
Input Current	I _{IH}			0.10	μΑ	$V_{DD} = 5.0$

PACKAGE DIMENSIONS




DDU7C-xx (Commercial DIP)

DDU7C-xxM (Military DIP)



DDU7C-xxA3 (Commercial Gull-Wing)

DDU7C-xxB3 (Commercial J-Lead)



DDU7C-xxMC3 (Military Gull-Wing)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT: OUTPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$ **Load:** 1 FAST-TTL Gate

Supply Voltage (Vcc): $5.0V \pm 0.1V$ **C**_{load}: $5pf \pm 10\%$

Input Pulse: High = $5.0V \pm 0.1V$ Threshold: 2.5V (Rising & Falling)


 $\label{eq:Low} \begin{array}{ll} \text{Low} = 0.0 \text{V} \pm 0.1 \text{V} \\ \text{Source Impedance:} & 50 \Omega \text{ Max}. \end{array}$

Rise/Fall Time: 5.0 ns Max. (measured


between 0.5V and 4.5V)

Pulse Width: $PW_{IN} = 1.5 \times Total Delay$ Period: $PER_{IN} = 10 \times Total Delay$

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing