

Spread Spectrum FTG for VIA K7 Chipset

Table 2. Pin Selectable Frequency

### Features

- Maximized EMI Suppression using Cypress's Spread Spectrum technology
- Single-chip system frequency synthesizer for VIA K7
  chipset
- Two copies of CPU output
- Six copies of PCI output
- One 48-MHz output for USB
- One 24-MHz or 48-MHz output for SIO
- Two buffered reference outputs
- Thirteen SDRAM outputs provide support for 3 DIMMs
- Supports frequencies up to 200 MHz
- I<sup>2</sup>C<sup>™</sup> interface for programming
- · Power management control inputs
- Available in 48-pin SSOP

# **Key Specifications**


CPU to CPU Output Skew:	175 ps
PCI to PCI Output Skew:	500 ps
V <sub>DDQ3</sub> :	3.3V±5%

#### Table 1. Mode Input Table


Mode	Pin 2
0	CPU_STOP#
1	REF0

In	Input Address		SS	CPUT_CS		0
FS3	FS2	FS1	FS0	CPUT0 (MHz)	PCI 0:5 (MHz)	Spread Spectrum
1	1	1	1	100.0	33.3	-0.5%
1	1	1	0	100.0	33.3	±0.25%
1	1	0	1	100.0	33.3	±0.5%
1	1	0	0	95.0	31.7	OFF
1	0	1	1	133.3	33.3	-0.5%
1	0	1	0	133.3	33.3	±0.25%
1	0	0	1	133.3	33.3	±0.5%
1	0	0	0	102.0	34.0	OFF
0	1	1	1	104.0	34.6	OFF
0	1	1	0	106.0	35.3	OFF
0	1	0	1	107.0	35.6	OFF
0	1	0	0	108.0	36.0	OFF
0	0	1	1	109.0	36.3	OFF
0	0	1	0	110.0	36.6	OFF
0	0	0	1	111.0	37.0	OFF
0	0	0	0	112.0	37.3	OFF

#### Block Diagram VDDQ3 REF0/(CPU\_STOP#) REF1/FS0 XTAL OSC I/O Pin Control PWRDWN# -CPUT\_CS Stop Clock Control CPUTO PLL 1 -1> CPUC0 ÷2,3,4 VDDQ3 ► PCI0/MODE PCI1/FS1 PCI2 PCI3 PCI4 1<sup>2</sup>C PCI5 SDATA SCLK Logic VDDQ3 PII2 48MHz/FS2 24\_48MHz/FS3 VDDQ3 $\Box$ SDRAMIN SDRAM0:12 *\_*13 Ľ L



I<sup>2</sup>C is a trademark of Phillips Corporation.



# **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
CPUT0, CPUC0, CPUT_CS	43, 44, 46	O (open- drain)	<b>CPU Clock Output 0:</b> CPUT0 and CPUC0 are the differential CPU clock outputs for the K7 processor. CPUT_CS is the open-drain clock output for the chipset. It has the same phase relationship as CPUT0.
PCI2:5	10, 11, 12, 13	0	<b>PCI Clock Outputs 2 through 5:</b> These four PCI clock outputs are controlled by the PWRDWN# control pin. Frequency is set by FS0:3 inputs or through serial input interface, see <i>Tables 2</i> and <i>6</i> for details. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI1/FS1	8	I/O	<i>Fixed PCI Clock Output/Frequency Select 1:</i> As an output, frequency is set by FS0:3 inputs or through serial input interface. This output is controlled by the PWRDWN# input. This pin also serves as a power-on strap option to determine device operating frequency as described in <i>Table 2</i> .
PCI0/MODE	7	I/O	<i>Fixed PCI Clock Output/Mode:</i> As an output, frequency is set by the FS0:3 inputs or through serial input interface, see <i>Tables 2</i> and 6. This output is controlled by the PWRDWN# input. This pin also serves as a power-on strap option to determine the function of pin 2, see <i>Table 1</i> for details.
PWRDWN#	41	Ι	<b>PWRDWN# Input:</b> LVTTL-compatible input that places the device in power-down mode when held LOW. In power-down mode,CPUC0 will be three-stated and all the other output clocks will be driven LOW.
48MHz/FS2	26	I/O	<b>48-MHz Output/Frequency Select 2:</b> 48 MHz is provided in normal operation. In standard PC systems, this output can be used as the reference for the Universal Serial Bus host controller. This pin also serves as a power on strap option to determine device operating frequency as described in <i>Table 2</i> .
24_48MHz/ FS3	25	I/O	<b>24/48-MHz Output/Frequency Select 3:</b> In standard PC systems, this output can be used as the clock input for a Super I/O chip. The output frequency is controlled by Configuration Byte 3 bit[6]. The default output frequency is 48 MHz. This pin also serves as a power-on strap option to determine device operating frequency as described in <i>Table 2</i> .
REF1/FS0	48	I/O	<b>Reference Clock Output 1/Frequency Select 2:</b> 3.3V 14.318-MHz output clock. This pin also serves as a power-on strap option to determine device operating frequency as described in <i>Table 2</i> . Upon power-up, FS0 input will be latched which will set clock frequencies as described in <i>Table 2</i> .
REF0/ CPU_STOP#	2	I/O	<b>Reference Clock Output 0 or CPU_STOP# Input Pin:</b> Function is determined by the MODE pin. When CPU_STOP# input is asserted LOW, it will drive CPUT0 and CPUT_CS to logic 0, and it will three-state CPUC0. When this pin is configured as an output, this pin becomes a 3.3V 14.318-MHz output clock.
SDRAMIN	15	Ι	<b>Buffered Input Pin:</b> The signal provided to this input pin is buffered to 13 outputs (SDRAM0:12).
SDRAM0:12	38, 37, 35, 34, 32, 31, 29, 28, 21, 20, 18, 17, 40	0	<b>Buffered Outputs:</b> These thirteen dedicated outputs provide copies of the signal provided at the SDRAMIN input. The swing is set by VDDQ3, and they are deactivated when PWRDWN# input is set LOW.
SCLK	24	I	Clock pin for I <sup>2</sup> C circuitry.
SDATA	23	I/O	Data pin for I <sup>2</sup> C circuitry.
X1	4	Ι	<b>Crystal Connection or External Reference Frequency Input:</b> This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input.
X2	5	I	<i>Crystal Connection:</i> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
VDDQ3	1, 6, 14, 19, 27, 30, 36, 42	Р	<b>Power Connection:</b> Power supply for core logic, PLL circuitry, SDRAM outputs, PCI outputs, reference outputs, 48-MHz output, and 24/48-MHz output. Connect to 3.3V supply
GND	3, 9, 16, 22, 33, 39, 45, 47	G	<i>Ground Connections:</i> Connect all ground pins to the common system ground plane.



# Overview

The W230 was developed as a single-chip device to meet the clocking needs of VIA K7 core logic chip sets. In addition to the typical outputs provided by a standard FTG, the W230 adds a thirteenth output buffer, supporting SDRAM DIMM modules in conjunction with the chipset.

Cypress's proprietary spread spectrum frequency synthesis technique is a feature of the CPU and PCI outputs. When enabled, this feature reduces the peak EMI measurements of not only the output signals and their harmonics, but also of any other clock signals that are properly synchronized to them.

# **Functional Description**

#### I/O Pin Operation

Pins 7, 8, 25, 26, and 48 are dual-purpose I/O pins. Upon power-up these pins act as logic inputs, allowing the determination of assigned device functions. A short time after powerup, the logic state of each pin is latched and the pins become clock outputs. This feature reduces device pin count by combining clock outputs with input select pins.

An external 10-k $\Omega$  "strapping" resistor is connected between the I/O pin and ground or V<sub>DD</sub>. Connection to ground sets a latch to "0," connection to V<sub>DD</sub> sets a latch to "1." *Figure 1* and *Figure 2* show two suggested methods for strapping resistor connections. Upon W230 power-up, the first 2 ms of operation is used for input logic selection. During this period, the five I/O pins (7, 8, 25, 26, 48) are three-stated, allowing the output strapping resistor on the I/O pins to pull the pins and their associated capacitive clock load to either a logic HIGH or LOW state. At the end of the 2-ms period, the established logic "0" or "1" condition of the I/O pins into operating clock outputs. The 2-ms timer starts when V<sub>DD</sub> reaches 2.0V. The input bits can only be reset by turning V<sub>DD</sub> off and then back on again.

It should be noted that the strapping resistors have no significant effect on clock output signal integrity. The drive impedance of clock outputs is <40 $\Omega$  (nominal), which is minimally affected by the 10-k $\Omega$  strap to ground or V<sub>DD</sub>. As with the series termination resistor, the output strapping resistor should be placed as close to the I/O pin as possible in order to keep the interconnecting trace short. The trace from the resistor to ground or V<sub>DD</sub> should be kept less than two inches in length to prevent system noise coupling during input logic sampling.

When the clock outputs are enabled following the 2-ms input period, the specified output frequency is delivered on the pin, assuming that  $V_{DD}$  has stabilized. If  $V_{DD}$  has not yet reached full value, output frequency initially may be below target but will increase to target once  $V_{DD}$  voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.




Figure 1. Input Logic Selection Through Resistor Load Option




Figure 2. Input Logic Selection Through Jumper Option



# **Spread Spectrum Frequency Timing Generator**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 3*.

As shown in *Figure 3*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

$$dB = 6.5 + 9*log_{10}(P) + 9*log_{10}(F)$$

Where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 4*. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is specified in *Table 6. Figure 4* details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated by selecting the appropriate values for bits 1-0 in data byte 0 of the  $I^2C$  data stream. Refer to *Table 6* for more details.





Figure 3. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation



**Figure 4. Typical Modulation Profile** 



The W230 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Upon power-up, the W230 initializes with default register settings, therefore the use of this serial data interface is optional. The serial interface is write-only (to the clock chip) and is the dedicated function of device pins SDATA and SCLOCK. In motherboard applications, SDATA and SCLOCK are typically driven by two logic outputs of the chipset. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions. *Table 3* summarizes the control functions of the serial data interface.

#### Operation

Data is written to the W230 in eleven bytes of eight bits each. Bytes are written in the order shown in *Table 4*.

Table 3.	Serial Data	Interface Co	ontrol Functions	Summary
----------	-------------	--------------	------------------	---------

Control Function	Description	Common Application
Clock Output Disable	Any individual clock output(s) can be disabled. Disabled outputs are actively held LOW.	Unused outputs are disabled to reduce EMI and system power. Examples are clock out- puts to unused PCI slots.
CPU Clock Frequency Selection	Provides CPU/PCI frequency selections through software. Frequency is changed in a smooth and controlled fashion.	For alternate microprocessors and power management options. Smooth frequency tran- sition allows CPU frequency change under normal system operation.
Spread Spectrum Enabling	Enables or disables spread spectrum clocking.	For EMI reduction.
Output Three-state	Puts clock output into a high impedance state.	Production PCB testing.
(Reserved)	Reserved function for future device revision or pro- duction device testing.	No user application. Register bit must be writ- ten as 0.

### Table 4. Byte Writing Sequence

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W230 to accept the bits in Data Bytes 0–6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W230 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the W230, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the W230, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Refer to Table 5	The data bits in Data Bytes 0–7 set internal W230 registers that control
5	Data Byte 1		device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit
6	Data Byte 2		control functions, refer to <i>Table 5</i> , Data Byte Serial Configuration Map.
7	Data Byte 3		
8	Data Byte 4		
9	Data Byte 5	1	
10	Data Byte 6	]	
11	Data Byte 7	1	



### Writing Data Bytes

Each bit in the data bytes controls a particular device function except for the "reserved" bits, which must be written as a logic 0. Bits are written MSB (most significant bit) first, which is bit

#### Table 5. Data Bytes 0–7 Serial Configuration Map

7. Table 5 gives the bit formats for registers located in Data Bytes 0-7.

*Table 6* details additional frequency selections that are available through the serial data interface.

Affected Pin				Bit C	Control	
Bit(s)	Pin No.	Pin Name	Control Function	0	1	Default
Data Byt	e 0			I	1	
7			(Reserved)			0
6			SEL_2	See	Table 6	0
5			SEL_1	See	Table 6	0
4			SEL_0	See	Table 6	0
3			Hardware/Software Frequency Select			0
2			SEL_4	See	Table 6	1
1			SEL_3	See	Table 6	0
0				Normal	Three-stated	0
Data Byt	e 1	•	•		+	•
7			(Reserved)			0
6			(Reserved)			0
5			(Reserved)			0
4			(Reserved)			0
3			(Reserved) Write to '1'			1
2			(Reserved) Write to '1'			1
1			(Reserved) Write to '1'			1
0			(Reserved) Write to '1'			1
Data Byt	e 2				·	
7			(Reserved)			0
6	7	PCI0	Clock Output Disable	Low	Active	1
5			(Reserved)			0
4	13	PCI5	Clock Output Disable	Low	Active	1
3	12	PCI4	Clock Output Disable	Low	Active	1
2	11	PCI3	Clock Output Disable	Low	Active	1
1	10	PCI2	Clock Output Disable	Low	Active	1
0	8	PCI1	Clock Output Disable	Low	Active	1
Data Byt	e 3			·		
7			(Reserved)			0
6		SEL_48MHz	SEL_48MHz as the output fre- quency for 24_48MHz 48-MHz		0	
5	26	48MHz	Clock Output Disable	Low	Active	1
4	25	24_48MHz	Clock Output Disable	Low	Low Active	
3			(Reserved)			0
2	21, 20, 18, 17	SDRAM8:11	Clock Output Disable	Low	Active	1



		cted Pin		Bit C	ontrol	
Bit(s)	Pin No.	Pin Name	Control Function	0	1	Default
1	32, 31, 29, 28	SDRAM4:7	Clock Output Disable	Low	Active	1
0	38, 37, 35, 34	SDRAM0:3	Clock Output Disable	Low	Active	1
Data Byt	e 4	1	•			
7			(Reserved)			0
6			(Reserved)			0
5			(Reserved)			0
4			(Reserved)			0
3			(Reserved)			0
2			(Reserved)			0
1			(Reserved)			0
0			(Reserved)			0
Data Byt	e 5		•			
7			(Reserved)			0
6			(Reserved)			0
5			(Reserved)			0
4			(Reserved)			1
3			(Reserved)			0
2			(Reserved)			0
1	48	REF1	Clock Output Disable	Low	Active	1
0	2	REF0	Clock Output Disable	Low	Active	1
Data Byt	e 6	1	•			
7			(Reserved)			0
6			(Reserved)			0
5			(Reserved)			0
4			(Reserved)			0
3			(Reserved)			0
2			(Reserved)			0
1			(Reserved)			0
0			(Reserved)			0
Data Byt	e 7		I			
7			(Reserved)			0
6			(Reserved)			0
5			(Reserved)			0
4			(Reserved)			0
3			(Reserved)			0
2			(Reserved)			0
1			(Reserved)			0
0			(Reserved)			0

# Table 5. Data Bytes 0–7 Serial Configuration Map (continued)



	In	put Conditio	ns		Output Frequency			
	Data	a Byte 0, Bit 3	3 = 1					
Bit 2 SEL_4	Bit 1 SEL_3	Bit 6 SEL_2	Bit 5 SEL_1	Bit 4 SEL_0	CPU	PCI	Spread Spectrum	
1	1	1	1	1	100.0	33.3	-0.5%	
1	1	1	1	0	100.0	33.3	±0.25%	
1	1	1	0	1	100.0	33.3	±0.5%	
1	1	1	0	0	95.0	31.7	OFF	
1	1	0	1	1	133.3	33.3	-0.5%	
1	1	0	1	0	133.3	33.3	±0.25%	
1	1	0	0	1	133.3	33.3	±0.5%	
1	1	0	0	0	102.0	34.0	OFF	
1	0	1	1	1	104.0	34.6	OFF	
1	0	1	1	0	106.0	35.3	OFF	
1	0	1	0	1	107.0	35.6	OFF	
1	0	1	0	0	108.0	36.0	OFF	
1	0	0	1	1	109.0	36.3	OFF	
1	0	0	1	0	110.0	36.6	OFF	
1	0	0	0	1	111.0	37.0	OFF	
1	0	0	0	0	112.0	37.3	OFF	
0	1	1	1	1	113.0	37.6	OFF	
0	1	1	1	0	114.0	38.0	OFF	
0	1	1	0	1	115.0	38.3	OFF	
0	1	1	0	0	116.0	38.6	OFF	
0	1	0	1	1	118.0	39.3	OFF	
0	1	0	1	0	120.0	40.0	OFF	
0	1	0	0	1	124.0	31.0	OFF	
0	1	0	0	0	127.0	31.7	OFF	
0	0	1	1	1	130.0	32.5	OFF	
0	0	1	1	0	136.0	34.0	OFF	
0	0	1	0	1	140.0	35.0	OFF	
0	0	1	0	0	145.0	36.2	OFF	
0	0	0	1	1	150.0	37.5	OFF	
0	0	0	1	0	155.0	38.7	OFF	
0	0	0	0	1	160.0	40	OFF	
0	0	0	0	0	166.0	41.6	OFF	

# Table 6. Additional Frequency Selections through Serial Data Interface Data Bytes

\_\_\_\_\_



# **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
Τ <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
ESD <sub>PROT</sub>	Input ESD Protection	2 (min.)	kV

# DC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$

Parameter	Descrip	otion	Test Condition	Min.	Тур.	Max.	Unit
Supply Curi	rent		1			1 1	
I <sub>DD</sub>	3.3V Supply Current		CPUT0, CPUC0, CPU_CS =100 MHz Outputs Loaded <sup>[2]</sup>		260		mA
I <sub>DD</sub>	2.5V Supply Current		CPUT0, CPUC0, CPU_CS =100 MHz Outputs Loaded <sup>[2]</sup>		25		mA
Logic Input	S		·				
V <sub>IL</sub>	Input Low Voltage			GND – 0.3		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V <sub>DD</sub> + 0.3	V
IIL	Input Low Current <sup>[3]</sup>					-25	μA
I <sub>IH</sub>	Input High Current <sup>[3]</sup>					10	μA
Clock Outpu	uts		·				
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -1 mA	3.1			V
V <sub>OL</sub>	Output Low Voltage CPUT_CS, CPUT0, CPUC0		Termination to V pull-up (external)	0		0.3	V
V <sub>OH</sub>	Output High Voltage	CPUT_CS, CPUT0, CPUC0	Termination to V pull-up (external)	1.0		1.2	V
I <sub>OL</sub>	Output Low Current	PCI0:5	V <sub>OL</sub> = 1.5V	70	110	135	mA
		REF0:1	V <sub>OL</sub> = 1.5V	50	70	100	mA
		48 MHz	V <sub>OL</sub> = 1.5V	50	70	100	mA
		24 MHz	V <sub>OL</sub> = 1.5V	50	70	100	mA
		SDRAM0:12	V <sub>OL</sub> = 1.5V	70	110	135	mA
I <sub>OH</sub>	Output High Current	PCI0:5	V <sub>OH</sub> = 1.5V	70	110	135	mA
		REF0:1	V <sub>OH</sub> = 1.5V	50	70	100	mA
		48 MHz	V <sub>OH</sub> = 1.5V	50	70	100	mA
		24 MHz	V <sub>OH</sub> = 1.5V	50	70	100	mA
		SDRAM0:12	V <sub>OH</sub> = 1.5V	70	110	135	mA

#### Notes:

2. 3.

-All clock outputs loaded with 6" 60Ω transmission lines with 20-pF capacitors. W230 logic inputs (except FS3) have internal pull-up devices (pull-ups not full CMOS level). Logic input FS3 has an internal pull-down device.



# **DC Electrical Characteristics:** $T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ (continued)

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
Crystal Osc	illator					
V <sub>TH</sub>	X1 Input Threshold Voltage <sup>[4]</sup>	V <sub>DDQ3</sub> = 3.3V		1.65		V
C <sub>LOAD</sub>	Load Capacitance, Imposed on External Crystal <sup>[5]</sup>			14		pF
C <sub>IN,X1</sub>	X1 Input Capacitance <sup>[6]</sup>	Pin X2 unconnected		28		pF
Pin Capacita	ance/Inductance					
C <sub>IN</sub>	Input Pin Capacitance	Except X1 and X2			5	pF
C <sub>OUT</sub>	Output Pin Capacitance				6	pF
L <sub>IN</sub>	Input Pin Inductance				7	nH

# **AC Electrical Characteristics**

### $T_A = 0^{\circ}C$ to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $f_{XTL} = 14.31818$ MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum is disabled.

#### CPU Clock Outputs (CPUT0, CPUC0, CPUT\_CS)<sup>[7]</sup>

			CPU = 100 MHz		CPU = 133 MHz				
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t <sub>R</sub>	Output Rise Edge Rate			1.0			1.0		V/ns
t <sub>F</sub>	Output Fall Edge Rate			1.0			1.0		V/ns
t <sub>D</sub>	Duty Cycle	Measured at 50% point		50			50		%
t <sub>JC</sub>	Jitter, Cycle to Cycle			250			250		ps
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.		3			3		ms
Zo	AC Output Impedance	$V_{O} = V_{X}$		50			50		Ω

Notes:

6. 7.

<sup>4.</sup> X1 input threshold voltage (typical) is  $V_{DD}/2$ .

The W230 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). Refer to *Figure 5* for K7 operation clock driver test circuit. 5.



# PCI Clock Outputs, PCI0:5 (Lump Capacitance Test Load = 30 pF

Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.5V	30			ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.4V	12			ns
tL	Low Time	Duration of clock cycle below 0.4V	12			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
t <sub>JC</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.5V			500	ps
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		30		Ω

### REF0:1 Clock Outputs (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator		14.318		MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω


### 48-MHz Clock Output (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)		48.008		MHz
f <sub>D</sub>	Deviation from 48 MHz	(48.008 - 48)/48		+167		ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)		57/17		
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to fre- quency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω



Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)		24.004		MHz
f <sub>D</sub>	Deviation from 24 MHz	(24.004 - 24)/24		+167		ppm
m/n	PLL Ratio	(14.31818 MHz x 57/34 = 24.004 MHz)		57/34		
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to fre- quency stabilization.			3	ms
Zo	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω

# 24-MHz Clock Output (Lump Capacitance Test Load = 20 pF)






# **Ordering Information**

Ordering Code	Package Name	Package Type
W230	Н	48-pin SSOP (300 mils)

Document #: 38-00890-\*C




# Layout Diagram



FB = Dale ILB1206 - 300 (300 $\Omega$  @ 100 MHz) C1, C3 & C5 = 10–22  $\mu$ F C2 & C4 = 0.005  $\mu$ F C6 = 0.1  $\mu$ F © = VIA to GND plane layer  $\widehat{V}$  =VIA to respective supply plane layer Note: Each supply plane or strip should have a ferrite bead and capacitors



# Package Diagram



48-Pin Small Shrink Outline Package (SSOP, 300 mils)

Summary of nominal dimensions in inches:

Body Width: 0.296 Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102

A,	.008	.012	.016		AB	.720
A.	.088	.090	.092			
b	.008	.010	.0135			<b>T</b> 1 110
b	.008	.010	.012			THIS
C	.005	-	.010			
C1	.005	.006	.0085			
D D E e		VARIATION		4		
E	.292 .296 .299					
		.025 BSC				
H	.400	.406	.410			
h	.010	.013	.016			
L	.024	.032	.040			
N		VARIATION		6		
	.085	.093	.100	10		
œ	0°	5°	8°			
*K≺®	COMMON				NOTE	
1 10	DIMENSIONS			Ν.,	VARI-	

4

6 10

7.59

UMINON			NUTE		0					
IENSIONS		No.	VARI-			N				
NOM.	MAX.	'E	ATIONS	MIN.	NOM.	MAX.				
2.59	2.79		AA	15.75	15.88	16.00	48			
0.31	0.41		AB	18.29	18.42	18.54	56			
2.29	2.34									
0.254	0.343		.	TU IO TA				_		
0.254	0.305		THIS TABLE IN MILLIMETERS							
-	0.254									
0.152	0.216									

A b