

# 3.3V, 160-MHz, 1:12 Clock Distribution Buffer


#### Features

- 160-MHz clock support
- LVPECL or LVCMOS/LVTTL clock input
- LVCMOS/LVTTL compatible inputs
- 12 clock outputs: drive up to 24 clock lines
- Synchronous Output Enable
- · Output three-state control
- · 350-ps maximum output-to-output skew
- Pin compatible with MPC948
- Industrial temp. range: -40°C to +85°C
- 32-pin TQFP package

#### Description

The B9948 is a low-voltage clock distribution buffer with the capability to select either a differential LVPECL or a LVC-MOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The twelve outputs are 3.3V LVCMOS or LVTTL compatible and can drive two series terminated 50 $\Omega$  transmission lines. With this capability the B9948 has an effective fan-out of 1:24. The outputs can also be three-stated via the three-state input TS#. Low output-to-output skews make the B9948 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.

The B9948 also provides a synchronous output enable input for enabling or disabling the output clocks. Since this input is internally synchronized to the input clock, potential output glitching or runt pulse generation is eliminated.



San Jose



## Pin Description<sup>[[1]]</sup>


| Pin   | Name      | PWR  | I/O   | Description   |
|---|-----------|------|-------|---|
| 3   | PECL_CLK  |      | I, PU | PECL Input Clock  |
| 4   | PECL_CLK# |      | I, PD | PECL Input Clock  |
| 2   | TCLK      |      | I, PU | External Reference/Test Clock Input   |
| 9, 11, 13, 15, 17, 19,<br>21, 23, 25, 27, 29,<br>31 | Q(11:0)   | VDDC | 0     | Clock Outputs   |
| 1   | TCLK_SEL  |      | I, PU | <b>Clock Select Input</b> . When LOW, PECL clock is selected and when HIGH TCLK is selected.  |
| 5   | SYNC_OE   |      | I, PU | <b>Output Enable Input</b> . When asserted HIGH, the outputs are enabled and when set LOW the outputs are disabled in a LOW state.        |
| 6   | TS#       |      | I, PU | <b>Three-state Control Input</b> . When asserted LOW, the output buffers are three-stated. When set HIGH, the output buffers are enabled. |
| 10, 14, 18, 22, 26,<br>30                           | VDDC      |      |       | 3.3V Power Supply for Output Clock Buffers  |
| 7   | VDD       |      |       | 3.3V Power Supply   |
| 8, 12, 16, 20, 24,<br>28, 32                        | VSS       |      |       | Common Ground   |

Note:

1. PD = internal pull-down, PU = internal pull-up.

#### **Output Enable/ Disable**

The B9948 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC\_OE is asserted LOW, the outputs are disabled in a LOW state. When SYNC\_OE is set HIGH, the outputs are enabled as shown in *Figure 1*.







# Maximum Ratings<sup>[2]</sup>

| Maximum Input Voltage Relative to V_{SS}: V_{SS} – 0.3V      |
|--|
| Maximum Input Voltage Relative to $V_{DD}$ : $V_{DD}$ + 0.3V |
| Storage Temperature:65°C to + 150°C                          |
| Operating Temperature:40°C to +85°C                          |
| Maximum ESD Protection 2 KV                                  |
| Maximum Power Supply:5.5V                                    |
| Maximum Input Current:±20 mA                                 |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{\text{in}}$  and  $V_{\text{out}}$  should be constrained to the range:

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{SS}$  or  $V_{DD}$ ).

## **DC Parameters:** $V_{DDC} = 3.3V \pm 10\%$ , $V_{DD} = 3.3V \pm 10\%$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$

| Parameter        | Description   | Conditions  | Min.            | Тур. | Max.            | Unit |
|------------------|---|---|-----------------|------|-----------------|------|
| V <sub>IL</sub>  | Input Low Voltage                                       | PECL_CLK, Single Ended                                      | 1.49            |      | 1.825           | V    |
|                  |   | All other inputs  | V <sub>SS</sub> |      | 0.8             |      |
| V <sub>IH</sub>  | Input High Voltage                                      | PECL_CLK, Single Ended                                      | 2.135           |      | 2.42            | V    |
|                  |   | All other inputs  | 2.0             |      | V <sub>DD</sub> |      |
| IIL              | Input Low Current (@V <sub>IL</sub> = V <sub>SS</sub> ) | Note [3]  |                 |      | -100            | μA   |
| I <sub>IH</sub>  | Input High Current (@V <sub>IL</sub> =V <sub>DD</sub> ) |   |                 |      | 100             | μA   |
| V <sub>PP</sub>  | Peak-to-Peak Input Voltage<br>PECL_CLK                  | Note [4]  | 300             |      | 1000            | mV   |
| V <sub>CMR</sub> | Common Mode Range PECL_CLK                              |   | $V_{DD} - 2.0$  |      | $V_{DD} - 0.6$  | V    |
| V <sub>OL</sub>  | Output Low Voltage                                      | I <sub>OL</sub> = 20 mA, Note [5]                           |                 |      | 0.4             | V    |
| V <sub>OH</sub>  | Output High Voltage                                     | I <sub>OH</sub> = -20 mA, V <sub>DDC</sub> = 3.3V, Note [5] | 2.5             |      |                 | V    |
| I <sub>DD</sub>  | Quiescent Supply Current                                | All $V_{DDC}$ and $V_{DD}$                                  |                 | 1    | 2               | mA   |
| C <sub>in</sub>  | Input Capacitance                                       |   |                 |      | 4               | pF   |

Notes:

2. 3.

Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required Inputs have pull-up resistors that effect input current, PECL\_CLK# has a pull-down resistor. The V<sub>CMR</sub> is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the V<sub>CMR</sub> 4. range and the input lies within the  $V_{PP}$  specification.

5. Driving series or parallel terminated 50 $\Omega$  (or 50 $\Omega$  to V<sub>DD</sub>/2) transmission lines.



## **AC Parameters**<sup>[[6]]</sup>: $V_{DDC} = 3.3V \pm 10\%$ , $V_{DD} = 3.3V \pm 10\%$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$

| Parameter  | Description                                   | Conditions                      | Min.           | Тур. | Max.           | Unit |
|------------|---|---------------------------------|----------------|------|----------------|------|
| Fmax       | Maximum Input Frequency <sup>[[7]]</sup>      |                                 | 160            |      |                | MHz  |
| Tpd        | PECL_CLK to Q Delay <sup>[[7]]</sup>          |                                 | 4.0            |      | 8.0            | ns   |
|            | TCLK to Q Delay <sup>[[7]]</sup>              |                                 | 4.4            |      | 8.9            |      |
| FoutDC     | Output Duty Cycle <sup>[[7],[8]]</sup>        | Measured at V <sub>DDC</sub> /2 | TCYCLE/2 - 800 |      | TCYCLE/2 + 800 | ps   |
| tpZL, tpZH | Output enable time (all outputs)              |                                 | 2              |      | 10             | ns   |
| tpLZ, tpHZ | Output disable time (all outputs)             |                                 | 2              |      | 10             | ns   |
| Tskew      | Output-to-Output Skew <sup>[[7],[9]]</sup>    |                                 |                |      | 350            | ps   |
| Tskew (pp) | Part-to-Part Skew <sup>[[10]]</sup>           | PECL_CLK to Q                   |                |      | 1.5            | ns   |
|            |   | TCLK to Q                       |                |      | 2.0            |      |
| Ts         | Set-up Time <sup>[[7],[11]]</sup>             | SYNC_OE to PECL_CLK             | 1.0            |      |                | ns   |
|            |   | SYNC_OE to TCLK                 | 0.0            |      |                |      |
| Th         | Hold Time <sup>[[7],[11]]</sup>               | PECL_CLK to SYNC_OE             | 0.0            |      |                | ns   |
|            |   | TCLK to SYNC_OE                 | 1.0            |      |                |      |
| Tr/Tf      | Output Clocks Rise/Fall Time <sup>[[9]]</sup> | 0.8V to 2.0V                    | 0.2            |      | 1.0            | ns   |


Notes:


Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
Outputs driving 50Ω transmission lines.
50% input duty cycle.
Outputs loaded with 30 pF each.
Part-to-Part Skew at a given temperature and voltage.
Set-up and Hold times are relative to the falling edge of the input clock.

#### **Ordering Information**

| Part Number | Package Type                | Production Flow            |  |  |
|-------------|-----------------------------|----------------------------|--|--|
| IMIB9948CA  | 32-pin TQFP                 | Industrial, -40°C to +85°C |  |  |
| IMIB9948CAT | 32-pin TQFP - Tape and Reel | Industrial, -40°C to +85°C |  |  |


Note: The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.







# Package Drawing and Dimensions



32-Lead Thin Plastic Quad Flatpack 7 x 7 x 1.0mm A32

All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems where a malfurne as lirities all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



# **Document History Page**

| Document Title: B9948 3.3V, 160 MHz, 1:12 Clock Distribution Buffer<br>Document Number: 38-07079 |         |               |                    |  |
|--|---------|---------------|--------------------|--|
| Rev.   | ECN No. | Issue<br>Date | Orig. of<br>Change | Description of Change  |
| **   | 107115  | 06/06/01      | IKA                | Convert from IMI to Cypress  |
| *A   | 108060  | 07/03/01      | NDP                | Changed Commercial to Industrial (See page 6)  |
| *В   | 109805  | 01/31/02      | DSG                | Convert from Word to Frame (Cypress format)  |
| *C   | 118058  | 09/16/02      | RGL                | Add a tape and reel option in the ordering information table.<br>Change the package drawing and dimension to Cypress standard. |
| *D   | 122764  | 12/14/02      | RBI                | Add power up requirements to maximum ratings information   |