PSoC[™] Mixed Signal Array

CY8C27466, CY8C27566, CY8C27666, and CY8C27666





Features

- Powerful Harvard Architecture Processor
 - M8C Processor Speeds to 24 MHz
 - 8x8 Multiply, 32-Bit Accumulate
 - Low Power at High Speed
 - 3.0 to 5.25 V Operating Voltage
 - Operating Voltages Down to 1.0V Using On-
 - Chip Switch Mode Pump (SMP) ☐ Industrial Temperature Range: -40°C to +85°C

Advanced Peripherals (PSoC Blocks)

- Advanced Peripherals (PSoC Blocks)
 12 Rail-to-Rail Analog PSoC Blocks Provide:
- - Up to 14-Bit ADCs
 - Up to 9-Bit DACs
 - Programmable Gain Amplifiers
 - Programmable Filters and Comparators
- 8 Digital PSoC Blocks Provide:
 8- to 32-Bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - Up to 4 Full-Duplex UARTs
 - Multiple SPI™ Masters or Slaves
 - Connectable to all GPIO Pins
- Complex Peripherals by Combining Blocks

- Precision, Programmable Clocking
 - □ Internal ±2.5% 24/48 MHz Oscillator
 - 24/48 MHz with Optional 32 kHz Crystal
 - Optional External Oscillator, up to 24 MHz
 - Internal Oscillator for Watchdog and Sleep

Flexible On-Chip Memory

- 32K Bytes Flash Program Storage 50,000 Erase/Write Cycles
- 2K Bytes SRAM Data Storage
- □ In-System Serial Programming (ISSP[™])
- Partial Flash Updates
- Flexible Protection Modes
- EEPROM Emulation in Flash

Programmable Pin Configurations

- □ 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open
- Drain Drive Modes on all GPIO
- Up to 12 Analog Inputs on GPIO
- Four 40 mA Analog Outputs on GPIO
- Configurable Interrupt on all GPIO

Additional System Resources

- □ I²CTM Slave, Master, and Multi-Master to 400 kHz
- Watchdog and Sleep Timers
- User-Configurable Low Voltage Detection
- Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

Complete Development Tools

- □ Free Development Software
- (PSoC[™] Designer) □ Full-Featured, In-Circuit Emulator and
- Programmer
- Full Speed Emulation
- Complex Breakpoint Structure
- 128K Bytes Trace Memory
- Complex Events
- C Compilers, Assembler, and Linker

PSoC™ Functional Overview


The PSoC[™] family consists of many *Mixed Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C27x66 family can have up to eight IO ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose I/O).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 25 vec-



tors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 32k of Flash for program storage, 2k of SRAM for data storage, and up to 2k of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.


The Digital System

The Digital System is composed of 8 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.

- PWMs (8- to 32-bit)
- PWMs with Dead band (8- to 16-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity (up to 2)
- SPI master and slave (up to 2 each)
- I2C slave and master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8- to 16-bit)
- IrDA (up to 4)
- Pseudo Random Sequence Generators (8- to 16-bit)

The digital blocks can be connected to any GPIO through a series of global busses that can route any signal to any pin. The busses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Configurations" on page 3.



Digital System Block Diagram


The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog to digital converters (up to 4, with 6 to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, and 6 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 40 mA drive as a Core Resource)

- 1.3V, 1% voltage reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The number of blocks is dependent on the device family which is detailed in the table titled "PSoC Configurations" on page 3.



Analog System Block Diagram

Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal, processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V voltage reference provides an absolute reference for the analog system, including ADCs and DACs. The reference's 1% resolution over voltage and temperature satisfies most system requirements.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

Configuration Options

Depending on your PSoC device configuration, the digital and analog systems can have 16, 12, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks
CY8C29x66	up to 64	4	16	12	4	4	12
CY8C27x66	up to 64	4	8	12	4	4	12
CY8C27x43	up to 44	2	8	12	4	4	12
CY8C24x23	up to 24	1	4	12	2	2	6
CY8C22x13	up to 16	1	4	8	1	1	3

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications for the CY8C27x66 PSoC device family. For in-depth information, along with detailed programming information, reference the PSoCTM Mixed Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see http://www.cypress.com/support/training.cfm.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

Development Tools

The Cypress MicroSystems PSoC Designer is a Microsoft[®] Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows 98, Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



PSoC Designer Subsystems

PSoC Designer Software Subsystems

Device Editor

PSoC Designer has several main functions. In the Design Editor you can easily configure a design and APIs are automatically generated for the user modules. The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configuration at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at runtime. PSoC Designer can print out a configuration sheet for given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Recent examples provided in the tools include a 300-baud modem, Lin Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. An ANSI C language compiler supports Cypress MicroSystems' PSoC family devices (except for 64-bit doubles). Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and write program and data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulation consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



PSoC Development Tool Kit

User Modules and the PSoC Development Process


The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and later by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, busses and, ultimately, to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk that you will have to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution, to select the PWM function. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a pictorial environment (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with pointand-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures



the device to your specification and provides the high-level user module API functions.

User Module and Source Code Development Flows

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a ROM file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the ROM image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description						
AC	alternating current						
API	application programming interface						
APOR	analog power on reset						
BC	broadcast clock						
CPU	central processing unit						
СТ	continuous time						
DAC	digital-to-analog converter						
DC	direct current						
EEPROM	electrically erasable programmable read-only memory						
FB	feedback						
FSR	full scale range						
GPIO	general purpose IO						
10	input/output						
IOW	IO write						
IPOR	imprecise power on reset						
IRA	interrupt request acknowledge						
IRQ	interrupt request						
ISR	interrupt service routine						
LSB	least-significant bit						
LUT	lookup table						
MSB	most-significant bit						
PC	program counter						
PD	power down						
PGA	programmable gain amplifier						
POR	power on reset						
PPOR	precision power on reset						
PSoC™	Programmable System-on-Chip						
PSRR	power supply rejection ratio						
PVT	process voltage temperature						
PWM	pulse width modulator						
RAM	random access memory						
RAS	ROM access strobe						
RI	row input						
RO	row output						
ROM	read only memory						
SC	switched capacitor						
SNR	signal-to-noise ratio						
TC	terminal count						
VCO	voltage controlled oscillator						

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 19 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Table of Contents

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed Signal Array Technical Reference Manual*. This document encompasses and is organized into the following chapters and sections.

1.	Pin I	nformation
	1.1	Pinouts9
		1.1.1 28-Pin Part Pinout9
		1.1.2 44-Pin Part Pinout10
		1.1.3 48-Pin Part Pinouts11
		1.1.4 100-Pin Part Pinout
2.	Regi	ister Reference15
	2.1	Register Conventions15
		2.1.1 Abbreviations Used15
		2.1.2 Naming Conventions 15
	2.2	Register Mapping Tables 15
3.	Elec	trical Specifications19
	3.1	Absolute Maximum Ratings
	3.2	Operating Temperature
	3.3	DC Electrical Characteristics
		3.3.1 DC Chip-Level Specifications
		3.3.2 DC General Purpose IO Specifications 21
		3.3.3 DC Operational Amplifier Specifications 22
		3.3.4 DC Analog Output Buffer Specifications 23
		3.3.5 DC Switch Mode Pump Specifications 24
		3.3.6 DC Analog Reference Specifications 25
		3.3.7 DC Analog PSoC Block Specifications263.3.8 DC POR and LVD Specifications27
		3.3.9 DC Programming Specifications
	3.4	AC Electrical Characteristics
	5.4	3.4.1 AC Chip-Level Specifications
		3.4.2 AC General Purpose IO Specifications 31
		3.4.3 AC Operational Amplifier Specifications 32
		3.4.4 AC Digital Block Specifications
		3.4.5 AC Analog Output Buffer Specifications 35
		3.4.6 AC External Clock Specifications
		3.4.7 AC Programming Specifications
		3.4.8 AC I2C Specifications
4.	Pack	kaging Information
	4.1	Packaging Dimensions
	4.2	Thermal Impedances
	4.3	Capacitance on Crystal Pins
5.	Orde	ering Information
	5.1	Ordering Code Definitions
6.	Sale	s and Service Information
	6.1	Revision History
	6.2	Copyrights



This chapter describes, lists, and illustrates the CY8C27x66 PSoC device pins and pinout configurations.

1.1 Pinouts


The CY8C27x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

1.1.1 28-Pin Part Pinout

Table 1-1. 28-Pin Part Pinout (PDIP, SSOP)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	10	I	P0[7]	Analog column mux input.
2	10	10	P0[5]	Analog column mux input and column output.
3	10	10	P0[3]	Analog column mux input and column output.
4	10	I	P0[1]	Analog column mux input.
5	10		P2[7]	
6	10		P2[5]	
7	10	I	P2[3]	Direct switched capacitor block input.
8	10	I	P2[1]	Direct switched capacitor block input.
9	Pov	wer	SMP	Switch Mode Pump (SMP) connection to required external components.
10	10		P1[7]	I2C Serial Clock (SCL)
11	10		P1[5]	I2C Serial Data (SDA)
12	10		P1[3]	
13	10		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL)
14	Pov	wer	Vss	Ground connection.
15	10		P1[0]	Crystal (XTALout), I2C Serial Data (SDA)
16	10		P1[2]	
17	10		P1[4]	Optional External Clock Input (EXTCLK)
18	10		P1[6]	
19	Inp	out	XRES	Active high pin reset with internal pull down.
20	10	I	P2[0]	Direct switched capacitor block input.
21	10	I	P2[2]	Direct switched capacitor block input.
22	10		P2[4]	External Analog Ground (AGND)
23	10		P2[6]	External Voltage Reference (VREF)
24	10	I	P0[0]	Analog column mux input.
25	10	10	P0[2]	Analog column mux input and column output.
26	10	10	P0[4]	Analog column mux input and column output.
27	10	I	P0[6]	Analog column mux input.
28	Pov	wer	Vdd	Supply voltage.

CY8C27x66 28-Pin PSoC Device



LEGEND: D = Digital, A = Analog, I = Input, and O = Output.


1.1.2 44-Pin Part Pinout

Table 1-2. 44-Pin Part Pinout (TQFP)

Pin	Туре		Type Pin		Pin	Description			
No.	Digital	Analog	Name	Description					
1	10		P2[5]						
2	10	I	P2[3]	Direct switched capacitor block input.					
3	10	I	P2[1]	Direct switched capacitor block input.					
4	10		P4[7]						
5	10		P4[5]						
6	10		P4[3]						
7	10		P4[1]						
8	Po	wer	SMP	Switch Mode Pump (SMP) connection to required external components.					
9	10		P3[7]						
10	10		P3[5]						
11	10		P3[3]						
12	10		P3[1]						
13	10		P1[7]	I2C Serial Clock (SCL)					
14	10		P1[5]	I2C Serial Data (SDA)					
15	10		P1[3]						
16	10		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL)					
17	Po	wer	Vss	Ground connection.					
18	10		P1[0]	Crystal (XTALout), I2C Serial Data (SDA)					
19	10		P1[2]						
20	10		P1[4]	Optional External Clock Input (EXTCLK)					
21	10		P1[6]						
22	10		P3[0]						
23	10		P3[2]						
24	10		P3[4]						
25	10		P3[6]						
26	Inp	out	XRES	Active high pin reset with internal pull down.					
27	10		P4[0]						
28	IO		P4[2]						
29	10		P4[4]						
30	10		P4[6]						
31	10		P2[0]	Direct switched capacitor block input.					
32	10	I	P2[2]	Direct switched capacitor block input.					
33	10		P2[4]	External Analog Ground (AGND)					
34	10		P2[6]	External Voltage Reference (VREF)					
35	10	I	P0[0]	Analog column mux input.					
36	10	10	P0[2]	Analog column mux input and column output.					
37	10	10	P0[4]	Analog column mux input and column output.					
38	10	1	P0[6]	Analog column mux input.					
39	Power		Vdd	Supply voltage.					
40	10	1	P0[7]	Analog column mux input.					
41	10	10	P0[5]	Analog column mux input and column output.					
42	10	10	P0[3]	Analog column mux input and column output.					
43	10	1	P0[1]	Analog column mux input and column cutput.					
44	10		P2[7]						
L		1	-r. 1	1					

LEGEND: D = Digital, A = Analog, I = Input, and O = Output.





1.1.3 48-Pin Part Pinouts

Table 1-3. 48-Pin Part Pinout (SSOP)

Pin	in Type		Pin	Description
No.	Digital	Analog	Name	Description
1	10	I	P0[7]	Analog column mux input.
2	10	10	P0[5]	Analog column mux input and column output.
3	IO	10	P0[3]	Analog column mux input and column output.
4	10	I	P0[1]	Analog column mux input.
5	10		P2[7]	
6	10		P2[5]	
7	10		P2[3]	Direct switched capacitor block input.
8	10	Ι	P2[1]	Direct switched capacitor block input.
9	10		P4[7]	
10	10		P4[5]	
11	10		P4[3]	
12	10		P4[1]	
13	Po	wer	SMP	Switch Mode Pump (SMP) connection to required external components.
14	10		P3[7]	
15	10		P3[5]	
16	10		P3[3]	
17	10		P3[1]	
18	10		P5[3]	
19	10		P5[1]	
20	10		P1[7]	I2C Serial Clock (SCL)
21	10		P1[5]	I2C Serial Data (SDA)
22	10		P1[3]	
23	10		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL)
24		wer	Vss	Ground connection.
25	IO		P1[0]	Crystal (XTALout), I2C Serial Data (SDA)
26	Ю		P1[2]	
27	10		P1[4]	Optional External Clock Input (EXTCLK)
28	10		P1[6]	
29	10		P5[0]	
30	10		P5[2]	
31	IO		P3[0]	
32	10		P3[2]	
33	10		P3[4]	
34	10		P3[6]	
35		put	XRES	Active high pin reset with internal pull down.
36	10		P4[0]	
37	10		P4[2]	
38 39	10 10		P4[4]	
39 40	10		P4[6]	Direct outlehad encoditor block incut
40 41	10		P2[0]	Direct switched capacitor block input.
41 42	10	1	P2[2] P2[4]	Direct switched capacitor block input. External Analog Ground (AGND)
42	10		P2[4] P2[6]	External Analog Ground (AGND) External Voltage Reference (VREF)
43 44	10	1		Analog column mux input.
44 45	10	1	P0[0] P0[2]	Analog column mux input. Analog column mux input and column output.
45 46	10	10	P0[2] P0[4]	Analog column mux input and column output. Analog column mux input and column output.
-			•••	•
47	10	I	P0[6]	Analog column mux input.
48	P0	wer	Vdd	Supply voltage.

CY8C27x66 48-Pin PSoC Device

			_	
AI, P0[7] 🗖	•1	4	3	Vdd
AIO, P0[5] 🔳	2	4		P0[6], AI
AIO, P0[3] 🗖	3	4	5 🗖	P0[4], AIO
AI, P0[1] 🗖	4	4	5 =	P0[2], AIO
P2[7] 🗖	5	4	1 🗖	P0[0], AI
P2[5] 🗖	6	43	3 =	P2[6], External VREF
AI, P2[3] 🗖	7	4.	2 =	P2[4], External AGND
AI, P2[1] 🗖	8	4		P2[2], AI
P4[7] 🗖		4) 🗖	P2[0], AI
P4[5] 🗖		3') =	P4[6]
P4[3] 🗖		3	3 🗖	P4[4]
P4[1] 🗖		SSOP 3		P4[2]
SMP 🗖		3	5 =	P4[0]
P3[7] 🗖		3	5 🗖	XRES
P3[5] 🗖		3	1 =	P3[6]
P3[3] 🗖	16	3	3 =	P3[4]
P3[1] 🗖	17	3.	2 =	P3[2]
P5[3] 🗖		3		P3[0]
P5[1] 🗖		3) =	P5[2]
I2C SCL, P1[7]				P5[0]
I2C SDA, P1[5]				P1[6]
P1[3] 🗖				P1[4], EXTCLK
I2C SCL, XTALin, P1[1]				P1[2]
Vss 🗖	24	2	5 🗖	P1[0], XTALout, I2C SDA

LEGEND: D = Digital, A = Analog, I = Input, and O = Output.

Table 1-4. 48-Pin Part Pinout (MLF*)

Pin	Tv	pe	Pin	
No.	Digital	Analog	Name	Description
1	10		P2[3]	Analog column mux input and column output.
2	IO	I	P2[1]	Analog column mux input and column output.
3	10		P4[7]	
4	10		P4[5]	
5	10		P4[3]	
6	10		P4[1]	
7		wer	SMP	Switch Mode Pump (SMP) connection to required external components.
8	10		P3[7]	
9	10		P3[5]	
10	10		P3[3]	
11	10		P3[1]	
12	10		P5[3]	
13	IO		P5[1]	
14	10		P1[7]	I2C Serial Clock (SCL)
15	10		P1[5]	I2C Serial Data (SDA)
16	10		P1[3]	
17	10		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL)
18		wer	Vss	Ground connection.
19	10	-	P1[0]	Crystal (XTALout), I2C Serial Data (SDA)
20	10		P1[2]	
21	10		P1[4]	Optional External Clock Input (EXTCLK)
22	10		P1[6]	
23	10		P5[0]	
24	10		P5[2]	
25	10		P3[0]	
26	10		P3[2]	
27	10		P3[4]	
28	10		P3[6]	
29	-	wer	XRES	Active high pin reset with internal pull down.
30	10	wei	P4[0]	Active high pinneset with internal pull down.
31	10		P4[2]	
32	10			
32	10		P4[4]	
33 34	10	1	P4[6]	Direct switched capacitor block input.
-			P2[0]	
35	10	I	P2[2]	Direct switched capacitor block input.
36 37	10 10		P2[4] P2[6]	External Analog Ground (AGND)
				External Voltage Reference (VREF)
38	10	1	P0[0]	Analog column mux input.
39	10	10	P0[2]	Analog column mux input and column output.
40	10	10	P0[4]	Analog column mux input and column output.
41	10 1		P0[6]	Analog column mux input.
42	Power		Vdd	Supply voltage.
43	10	I	P0[7]	Analog column mux input.
44	10	10	P0[5]	Analog column mux input and column output.
45	10	10	P0[3]	Analog column mux input and column output.
46	IO	I	P0[1]	Analog column mux input.
47	IO		P2[7]	
48	10		P2[5]	

CY8C27x66 48-Pin PSoC Device

P2[5] P2[7] P0[1], AI P0[3], AIO P0[5], AIO P0[5], AIO P0[6], AI P0[6], AI P0[4], AIO P0[2], AIO P0[0], AI P2[6], External VRef Al, P2[3] P2[4], External AGND AI, P2[1] 2 35 🗖 P2[2], AI P4[7] 34 🗖 P2[0], AI 3 P4[5] 33 🗖 P4[6] 4 P4[3] 32 🗖 P4[4] 5 P4[1] **6** MLF 31 🗖 P4[2] SMP **h**7 (Top View) 30 🗖 P4[0] P3[7] 8 29 🗖 XRES P3[5] = 9 P3[3] = 10 P3[1] = 11 28 🗖 P3[6] 27 🗖 P3[4] 26 **E** P3[2] ₹25 ∎ P5[3] ■12ლ P3[0] 14 ഹ 16 ω 19 20 23 2 22 ì ì È È 'n Π 12C SDA, P1[5] 12C SDA, XTALout, P1[0] P1[2] EXTCLK, P1[4] P5[1] 1 12C SCL, P1[7] P1[6] P5[0] P5[2] 12C SCL, XTALin, P1[1] Vss

LEGEND: D = Digital, A = Analog, I = Input, and O = Output.


* The MLF package has a center pad that must be connected to the ground (Vss).

1.1.4 100-Pin Part Pinout

Table 1-5. 100-Pin Part Pinout (TQFP)

No Deglat Analog Name Description No Deglat Analog No Description 2 V NC No connection. Do not use. \$1 NO PEIQI No	Pin	Pin Type				Pin	Pin Type			
2 Image output 52 IO PE(0) 4 IO I P0(1) Analog output mux input. 53 IO P5(2) 4 IO I P2(1) Analog output mux input. 53 IO P5(2) 5 IO I P2(1) Direct switched capacitor block input. 56 IO P3(2) 7 IO I P2(1) Direct switched capacitor block input. 57 IO P3(2) 9 IO P4(1) Direct switched capacitor block input. 56 IO P3(2) 10 IO P4(1) Git NC No connection. Do not use. 61 Input XRES Active high pin rest with internal pull down. 13 T NO SMP Switch Mode Purp (SMP) connection. 63 IO P4(2) 14 Power SMP Switch Mode Purp (SMP) connection. 65 Power Viss Ground connection. 15 IO P3(3) Ground connection. 66		-	ital Analog		Description		-	-	Name	Description
3 IO I P6[1] Analog countm mux input. 53 IO P6[2] 5 IO P2[2] Extended capacitor block input. 56 IO P6[4] 7 IO I P2[3] Direct switched capacitor block input. 56 IO P7[3] 7 IO I P2[3] Direct switched capacitor block input. 57 IO P3[4] 9 IO P4[6] S6 IO P3[4] Incurrent input. 78 IO P3[4] 10 IO P4[6] S6 IO P3[4] Input. 78 INC No connection. Do not use. 11 IO P4[6] NC No connection. Do not use. 63 IO P4[2] NC No connection. 64 IO P4[2] Input. 78 Ground connection. 64 IO P4[4] Input. 78 Ground connection. 65 POwer Vsg Ground connection. 10 Input. 71	1			NC	No connection. Do not use.	51				No connection. Do not use.
4 IO P2[7] P34 IO P6[6] 6 IO P2[3] Direct switched capacitor block input. 56 IO P3[2] 6 IO IP2[3] Direct switched capacitor block input. 57 IO P3[2] 8 IO IP2[3] Direct switched capacitor block input. 58 IO P3[2] 10 IO P4[3] 68 IO P3[2] No No connection. Do not use. 11 IO P4[3] 60 No No connection. Do not use. 62 Input XRES Active high pin reset with internal pull down. 12 NC No connection. Do not use. 63 IO P4[2] Power SME So connection. 64 IO P4[2] P4[2			NC	No connection. Do not use.	52	IO		P5[0]	
5 IO P P3[3] Development additional block input. 56 IO P P3[2] 7 IO I P2[3] Direct switched capacitor block input. 57 IO P3[2] 8 IO P 4[4] Direct switched capacitor block input. 57 IO P3[2] 10 IO P4[3] Direct switched capacitor block input. 56 IO P3[2] 11 IO P4[3] Ed So P3[2] No connection. Do not use. 12 NC No connection. Do not use. 63 IO P4[0] No connection. Do not use. 13 NC No connection. Do not use. 63 IO P4[2] P4[0] 14 Power Vss Ground connection. 64 IO P4[2] P4[2] 15 Power Vss Ground connection. 67 IO P4[4] P4[2] 16 IO P3[3] Ed 67 IO P4[4] P4[4] 17 IO P3[3] For NC No connection. Do not use. No No <	3	10	Ι	P0[1]	Analog column mux input.	53	IO		P5[2]	
6 IO I P2(3) Direct switched capacitor block input. 56 IO P3(2) 8 IO P4(7) S6 IO P3(4) 9 IO P4(7) S6 IO P3(4) 9 IO P4(1) S6 IO P3(4) 10 P4(3) S6 IO P3(4) 11 IO P4(1) S6 IO P3(4) 12 NC No connection. Do not use. S1 No connection. Do not use. S1 13 NC No connection. Do not use. G7 IO P4(2) 14 Power Vss Ground connection. 66 IO P4(2) 16 IO P3(3) G7 IO P4(6) Foreworthind watched expacitor block input. 17 IO P3(3) G7 IO P4(4) Extended expacitor block input. 18 IO P3(3) G7 IO IP2(2) Direct switched expacitor block input.<	4	10		P2[7]		54	10		P5[4]	
6 IO I P2(3) Direct switched capacitor block input. 56 IO P3(2) 8 IO P4(7) IO P3(2) P3(2) 9 IO P4(3) S8 IO P3(8) 10 IO P4(3) S8 IO P3(8) 11 IO P4(3) S8 IO P3(8) 12 NC No connection. Do not use. 63 IO P4(2) 13 NC No connection. Do not use. 63 IO P4(2) 14 Power SMP Switch Mode Pung (SMP) connection to 64 IO P4(2) 15 Power Vss Ground connection. 66 IO P4(4) 16 IO P3(1) Ground connection. 66 IO I P2(2) 17 IO P3(3) Ground connection. 68 IO I P2(2) Direct switched capacitor block input. 18 IO P3(1) Ground connection. 68 IO I P2(2) Direct switched capacitor block input.	5	10		P2[5]		55	10		P5[6]	
8 IO P4[7] Product of the set of	6	10	1	P2[3]	Direct switched capacitor block input.	56	10		P3[0]	
9 10 P4[5] P3[5] NC <	7	10	I	P2[1]	Direct switched capacitor block input.	57	10		P3[2]	
9 10 P4[5] Product 59 10 P R1 NC Ne connection. Do not use. 11 10 P4[1] 60 NC No connection. Do not use. NC No connection. Do not use. 12 NC No connection. Do not use. 63 10 P4[0] NC No connection. Do not use. 14 Power Switch Mode Pump (SMP) connection to required extramal components. 65 Power Vss Ground connection. 15 Power Vss Ground connection. 66 10 P4[2] Incent witched capacitor block input. 16 10 P3[3] Connection. 67 10 P4[4] Incent witched capacitor block input. 18 10 P3[3] Connection. 68 10 1 P2[0] Direct switched capacitor block input. 20 10 P5[3] 71 Connection. NC No connection. Do not use. 21 10 P5[3] 72 NC No connection. Do not use. NC No connection. Do not use. 22 10 P5[3] NC No co	8	10		P4[7]		58	10		P3[4]	
10 10 P4[3] result 60 result NC No connection. Do not use. 12 NC No connection. Do not use. 61 NC No connection. Do not use. 13 NC No connection. Do not use. 63 10 P4[0] 14 Power SMC No connection. Do not use. 63 10 P4[2] 15 Power SMC Moce onnection. 66 10 P4[2] 16 10 P3[7] Ground connection. 66 10 P4[4] 17 10 P3[3] 67 10 P4[4] Procentrial particle attrial pa	9	10		P4[5]		59	10		P3[6]	
12 NC No connection. Do not use. 62 Input KEES Active high pin reset with internal pull down. 13 No No connection. Do not use. 63 IO P4[2] 14 Power SMP Switch Mode Pump (SMP) connection to required external components. 64 IO P4[2] 15 Power Vss Ground connection. 66 IO P4[2] 16 IO P3[7] 66 IO P4[4] Event Vss Ground connection. 18 IO P3[3] 67 IO P4[4] External Analog Ground (AGND) 19 IO P3[5] 77 TO P2[4] External Analog Ground (AGND) 21 IO P5[5] 71	10	10		P4[3]		60		1	NC	No connection. Do not use.
12 NC Nc onenection. Do not use. 62 Input KRES Active high pin reset with internal pull down. 13 NC No connection. Do not use. 63 IO P4[0] 14 Power SMP Switch Mode Pump (SMP) connection to regulard extendal components. 64 IO P4[2] 15 Power Vss Ground connection. 66 IO P4[2] 16 IO P3[7] 66 IO P4[4] Event Sciental connection. 18 IO P3[3] 67 IO I P2[2] Direct switched capacitor block input. 19 IO P3[1] 68 IO I P2[2] Direct switched capacitor block input. 21 IO P5[5] 71 I IC P2[4] External Values Reference (NEF) 23 IO P5[5] 72 IO P2[6] External Values Reference (NEF) 24 IO P1[7] I2C Setial Clock (SCL) 74 IO I <	11	10		P4[1]		61			NC	No connection. Do not use.
14 Power SMP Switch Mode Pump (SMP) connection to required external components. 64 10 P4(2) 15 Power Vss Ground connection. 66 Power Vss Ground connection. 16 IO P3(7) 66 IO P4(4) 17 IO P3(3) 68 IO IP4(4) 18 IO P3(3) 68 IO IP4(4) 19 IO P3(3) 68 IO IP2(0) Direct switched capacitor block input. 20 IO P5(7) 70 IO P2(4) External Values gasterize concervice (ARD) 21 IO P5(3) 71 NC No connection. Do not use. 72 IO P2(4) External Values Reference (VREF) 23 IO P5(1) IZC Serial Clock (SCL) 74 IO I <p0(0)< td=""> Analog column mux input and column output. 25 NC No connection. Do not use. 77 IO IO P0(10) Analog column mux input and column o</p0(0)<>	12		1	NC	No connection. Do not use.	62	In	put	XRES	Active high pin reset with internal pull down.
14 Power SMP Switch Mode Pump, (SMP) connection to required avternal components. 64 IO P4[2] 15 Power Vss Ground connection. 65 Power Vss Ground connection. 16 IO P3[7] 66 IO P4[4] 17 IO P3[3] 68 IO P4[4] 18 IO P3[3] 68 IO I P2[0] Direct switched capacitor block input. 19 IO P3[7] 70 IO P2[4] External Analog Ground (AGND) 21 IO P5[5] 71 70 IO P2[4] External Analog Ground (AGND) 21 IO P5[3] 72 IO P2[4] External Voltage Referice (VREF) 23 IO P5[1] I2C Serial Clock (SCL) 74 IO I <p0[0]< td=""> Analog column mux input and column output. 25 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output.</p0[0]<>	13			NC	No connection. Do not use.	63	10		P4[0]	
16 10 P3[5] P3[6] P3[6] P4[4] 17 10 P3[3] 67 10 P4[6] 18 10 P3[3] 68 10 1 P2[0] Direct switched capacitor block input. 19 10 P3[1] 69 10 1 P2[2] Direct switched capacitor block input. 10 P3[5] 70 10 P2[4] External Analog Ground (AGND) 21 10 P5[5] 71 NC No connection. Do not use. 23 10 P5[7] 12 Serial Clock (SCL) 74 10 1 P2[6] External Voltage Reference (VREF) 24 10 P1[7] 12 Serial Clock (SCL) 74 10 1 P0[0] Analog column mux input. 25 NC No connection. Do not use. 75 NC No connection. Do not use. 71 10 10 P0[2] Analog column mux input and column output. 26 NC No connection. Do not use. 77	14	Po	wer	SMP		64	Ю			
17 IO P3[6] 67 IO P4[6] 18 IO P3[3] 68 IO I P2[0] Direct switched capacitor block input. 18 IO P3[3] 70 IO I P2[2] Direct switched capacitor block input. 10 P5[7] 70 IO P2[4] External Analog Ground (AGND) 21 IO P5[3] 72 IO P2[4] External Voltage Reference (VREF) 23 IO P5[1] IZC Serial Clock (SCL) 74 IO I P2[6] External Voltage Reference (VREF) 24 IO P1[7] IZC Serial Clock (SCL) 74 IO I NC No connection. Do not use. 25 NC No connection. Do not use. 76 NC No connection. Do not use. 76 NC No connection. Do not use. 26 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1[3] CC Serial Data (SDA) 78 NC No connection. Do not use.	15	Po	wer	Vss	Ground connection.	65	Po	wer	Vss	Ground connection.
17 IO P3[6] 67 IO P4[6] 18 IO P3[3] 68 IO I P2[0] Direct switched capacitor block input. 18 IO P3[3] 70 IO I P2[2] Direct switched capacitor block input. 10 P5[7] 70 IO P2[4] External Analog Ground (AGND) 21 IO P5[3] 72 IO P2[4] External Voltage Reference (VREF) 23 IO P5[1] IZC Serial Clock (SCL) 74 IO I P2[6] External Voltage Reference (VREF) 24 IO P1[7] IZC Serial Clock (SCL) 74 IO I NC No connection. Do not use. 25 NC No connection. Do not use. 76 NC No connection. Do not use. 76 NC No connection. Do not use. 26 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1[3] CC Serial Data (SDA) 78 NC No connection. Do not use.	16	IO		P3[7]		66	IO		P4[4]	
19 IO P3(1) 69 IO I P2(2) Direct switched capacitor block input. 20 IO P5(7) 70 IO P2(4) External Analog Ground (AGND) 21 IO P5(5) 71 TO IO P2(4) External Analog Ground (AGND) 22 IO P5(3) 72 IO P2(6) External Voltage Reference (VREF) 23 IO P1(7) IZC Serial Clock (SCL) 74 IO I P0(0) Analog column mux input. 24 IO P1(7) IZC Serial Clock (SCL) 74 IO I P0(0) Analog column mux input. 25 NC No connection. Do not use. 76 NC No connection. Do not use. 76 26 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1(5) IZC Serial Clock (SCL) 80 NC No connection. Do not use. 29 IO P1(6) IZC Serial Clock (SCL) 80 NC No connection. Do not use.	17	10				67	10			
19 IO P3[1] 69 IO I P2[2] Direct switched capacitor block input. 20 IO P5[7] 70 IO P2[4] External Analog Ground (AGND) 21 IO P5[5] 71 IC NC No connection. Do not use. 22 IO P5[3] 72 IO P2[6] External Voltage Reference (VREF) 23 IO P1[1] IZC Serial Clock (SCL) 74 IO I P0[0] Analog column mux input. 25 NC NC connection. Do not use. 75 NC No connection. Do not use. 26 NC No connection. Do not use. 76 NC No connection. Do not use. 27 MC No connection. Do not use. 76 NC No connection. Do not use. 28 IO P1[5] I2C Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[3] Cystal (XTALin), I2C Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I	18	10		P3[3]		68	10	I	P2[0]	Direct switched capacitor block input.
20 IO P5[7] The second se	19	10		P3[1]		69	10	I	P2[2]	Direct switched capacitor block input.
22 IO P5(3) 72 IO P2[6] External Voltage Reference (VREF) 23 IO P5[1] 73 NC No connection. Do not use. 24 IO P1[7] I2C Serial Clock (SCL) 74 IO I P0[0] Analog column mux input. 24 IO P1[7] I2C Serial Clock (SCL) 74 IO I P0[0] Analog column mux input. 26 NC No connection. Do not use. 76 NC No connection. Do not use. 27 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1[5] I2C Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[3] Crystal (XTALin), I2C Serial Clock (SCL) 80	20	10				70	10			External Analog Ground (AGND)
23 IO Pf[1] Pf[1] IZC Serial Clock (SCL) 74 IO I PO[0] Analog column mux input. 24 IO P1[7] IZC Serial Clock (SCL) 74 IO I PO[0] Analog column mux input. 25 NC No connection. Do not use. 75 NC No connection. Do not use. 76 26 NC No connection. Do not use. 77 IO IO PO[2] Analog column mux input and column output. 28 IO P1[5] IZC Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[1] Crystal (XTALIN), IZC Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I PO[6] Analog column mux input and column output. 33 NC No connection. Do not use. 83 POwer Vdd Supply voltage. Scround connection. 34 POwer Vdd Supply voltage. 85 POwer Vdd Supply voltage. 36 IO P7[6] 88	21	10		P5[5]		71		1	NC	No connection. Do not use.
23 IO Pf[1] Pf[1] IZC Serial Clock (SCL) 74 IO I PO[0] Analog column mux input. 24 IO P1[7] IZC Serial Clock (SCL) 74 IO I PO[0] Analog column mux input. 25 NC No connection. Do not use. 75 NC No connection. Do not use. 76 26 NC No connection. Do not use. 77 IO IO PO[2] Analog column mux input and column output. 28 IO P1[5] IZC Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[1] Crystal (XTALIN), IZC Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I PO[6] Analog column mux input and column output. 33 NC No connection. Do not use. 83 POwer Vdd Supply voltage. Scround connection. 34 POwer Vdd Supply voltage. 85 POwer Vdd Supply voltage. 36 IO P7[6] 88	22	10		P5[3]		72	10		P2[6]	External Voltage Reference (VREF)
25 NC No connection. Do not use. 75 NC No connection. Do not use. 26 NC No connection. Do not use. 76 NC No connection. Do not use. 27 NC No connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1[3] IZC Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[3] IZC Serial Data (SDA) 79 IO IO P0[4] Analog column mux input and column output. 30 IO P1[1] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I P0[6] Analog column mux input. 32 Power Vdd Supply voltage. 82 Power Vdd Supply voltage. 34 Power Vss Ground connection. 84 Power Vss Ground connection. 36 IO P7[6]	23	10		P5[1]		73		•		No connection. Do not use.
26 NC No connection. Do not use. 76 NC Nc connection. Do not use. 27 NC Nc connection. Do not use. 77 IO IO P0[2] Analog column mux input and column output. 28 IO P1[5] I2C Serial Data (SDA) 78 NC No connection. Do not use. 29 IO P1[3] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I P0[4] Analog column mux input and column output. 32 Power Vdd Supply voltage. 82 Power Vdd Supply voltage for Analog System. 34 Power Vss Ground connection. Do not use. 83 Power Vss Ground connection. 36 IO P7[7] Nc No connection. Do not use. 85 Power Vss Ground connection. 38 IO P7[6] NC No connection. Do not use. 85 Power Vss Ground connectio	24	10		P1[7]	I2C Serial Clock (SCL)	74	10		P0[0]	Analog column mux input.
27NCNc connection. Do not use.77IOIOP0[2]Analog column mux input and column output.28IOP1[5]I2C Serial Data (SDA)78NCNo connection. Do not use.29IOP1[1]Crystal (XTALin), I2C Serial Clock (SCL)80NCNo connection. Do not use.30IOP1[1]Crystal (XTALin), I2C Serial Clock (SCL)80NCNo connection. Do not use.31VNCNo connection. Do not use.81IOIP0[6]Analog column mux input.33VNo connection. Do not use.81IOIP0[6]Analog column mux input.34PowerVddSupply voltage.82PowerVddSupply voltage for Analog System.34PowerVssGround connection.84PowerVssGround connection.36IOP7[7]NcNo connection. Do not use.85PowerVssGround connection.37IOP7[6]87IOP6[0]P6[1]P6[2]P6[2]38IOP7[4]9010P6[3]P6[4]40IOP7[2]9190IOP6[6]41IOP7[1]92IOP6[6]42IOP7[1]93IOP6[6]43IOP7[1]93IOP6[7]44IOP7[1]94VNcNo connection. Do not use.45IOP1[0	25		1	NC	No connection. Do not use.	75		1	NC	No connection. Do not use.
28 IO P1[5] I2C Serial Data (SDA) 78 NC Nc connection. Do not use. 29 IO P1[3] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC Nc connection. Do not use. 30 IO P1[1] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC Nc connection. Do not use. 31 NC Nc connection. Do not use. 81 IO I P0[6] Analog column mux input. 32 Power Vdd Supply voltage. 82 Power A/dd Supply voltage for Analog System. 33 NC No connection. Do not use. 83 Power Vdd Supply voltage for Analog System. 34 Power Vss Ground connection. 84 Power Vss Ground connection. 35 NC No connection. Do not use. 85 Power Vss Ground connection. 36 IO P7[7] 86 IO P6[0] P6[1] 38 IO P7[4] 89 IO	26			NC	No connection. Do not use.	76			NC	No connection. Do not use.
29 IO P1[3] 79 IO IO P0[4] Analog column mux input and column output. 30 IO P1[1] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I P0[6] Analog column mux input. 32 Power Vdd Supply voltage. 82 Power AVdd Supply voltage for Analog System. 34 Power Vss Ground connection. Do not use. 83 Power Vdd Supply voltage. 35 NC No connection. Do not use. 85 Power Vss Ground connection. 36 IO P7[7] 86 IO P6[0] 37 IO P7[6] 87 IO P6[1] 38 IO P7[4] 89 IO P6[3] 40 IO P7[2] 91 IO P6[6] 41 IO	27			NC	No connection. Do not use.	77	10	10	P0[2]	Analog column mux input and column output.
30 IO P1[1] Crystal (XTALin), I2C Serial Clock (SCL) 80 NC No connection. Do not use. 31 NC No connection. Do not use. 81 IO I P0[6] Analog column mux input. 32 Power Vdd Supply voltage. 82 Power AVdd Supply voltage for Analog System. 33 NC No connection. Do not use. 83 Power Vdd Supply voltage. 34 Power Vss Ground connection. Do not use. 83 Power Vss Ground connection. 35 MC No connection. Do not use. 85 Power Vss Ground connection. 36 IO P7[7] 86 IO P6[0] P6[1] 38 IO P7[5] 88 IO P6[2] P6[3] 39 IO P7[3] 90 IO P6[4] P6[4] 40 IO P7[1] 92 IO P6[5] P6[4] 41 IO P7[1] 93 IO P6[6] P6[6] 42 <td< td=""><td>28</td><td>10</td><td></td><td>P1[5]</td><td>I2C Serial Data (SDA)</td><td>78</td><td></td><td></td><td>NC</td><td>No connection. Do not use.</td></td<>	28	10		P1[5]	I2C Serial Data (SDA)	78			NC	No connection. Do not use.
NC No connection. Do not use. 81 IO I PO[6] Analog column mux input. 32 Power Vdd Supply voltage. 82 Power AVdd Supply voltage for Analog System. 33 NC No connection. Do not use. 83 Power Vdd Supply voltage. 34 Power Vss Ground connection. 84 Power Vss Ground connection. 35 NC No connection. Do not use. 85 Power Vss Ground connection. 36 IO P7[7] Roon connection. 86 IO P6[0] 37 IO P7[6] 87 IO P6[1] 10 38 IO P7[3] 89 IO P6[3] 10 40 IO P7[2] 90 IO P6[3] 10 P6[4] 41 IO P7[0] 92 IO P6[5] 10 14 42 IO P7[0] 93 <	29	10		P1[3]		79	10	10	P0[4]	Analog column mux input and column output.
32 Power Vdd Supply voltage. 82 Power AVdd Supply voltage for Analog System. 33 NC No connection. Do not use. 83 Power Vdd Supply voltage. 34 Power Vss Ground connection. 84 Power Vss Ground connection. 35 NC No connection. Do not use. 85 Power Vss Ground connection. 36 IO P7[7] 86 IO P6[0] Ground connection. 37 IO P7[6] 87 IO P6[1] State 38 IO P7[5] 88 IO P6[2] State 39 IO P7[3] 90 IO P6[4] State 41 IO P7[2] 91 IO P6[5] State 42 IO P7[1] 92 IO P6[6] State 43 IO P7[0] State NC No connection. Do not use.	30	10			Crystal (XTALin), I2C Serial Clock (SCL)	80		1	NC	No connection. Do not use.
33NCNo connection. Do not use.83 $Power$ VddSupply voltage.34 $Power$ VssGround connection.84 $Power$ VssGround connection.35NCNo connection. Do not use.85 $Power$ VssGround connection.36IO $P7[7]$ 86IO $P6[0]$ 37IO $P7[6]$ 87IO $P6[1]$ 38IO $P7[5]$ 88IO $P6[3]$ 39IO $P7[3]$ 90IO $P6[3]$ 40IO $P7[2]$ 91IO $P6[6]$ 41IO $P7[1]$ 92IO $P6[6]$ 42IO $P7[1]$ 92IO $P6[6]$ 43IO $P7[1]$ 92IO $P6[7]$ 44IO $P1[0]$ Crystal (XTALout), I2C Serial Data (SDA) 94 VC No connection. Do not use.45IO $P1[2]$ 95IOI $P0[7]$ Analog column mux input.46IO $P1[6]$ Optional External Clock Input (EXTCLK) 96 NCNo connection. Do not use.47IO $P1[6]$ NcNo connection. Do not use. 99 IOIO $P0[3]$ 49NCNcNo connection. Do not use. 99 IOIO $P0[3]$ Analog column mux input and column output.	31		1	NC	No connection. Do not use.	81	10		P0[6]	Analog column mux input.
33NCNo connection. Do not use.83 $Power$ VddSupply voltage.34 $Power$ VssGround connection.84 $Power$ VssGround connection.35NCNo connection. Do not use.85 $Power$ VssGround connection.36IO $P7[7]$ 86IO $P6[0]$ 37IO $P7[6]$ 87IO $P6[1]$ 38IO $P7[5]$ 88IO $P6[3]$ 39IO $P7[3]$ 90IO $P6[3]$ 40IO $P7[2]$ 91IO $P6[6]$ 41IO $P7[1]$ 92IO $P6[6]$ 42IO $P7[1]$ 92IO $P6[6]$ 43IO $P7[1]$ 92IO $P6[7]$ 44IO $P1[0]$ Crystal (XTALout), I2C Serial Data (SDA) 94 VC No connection. Do not use.45IO $P1[2]$ 95IOI $P0[7]$ Analog column mux input.46IO $P1[6]$ Optional External Clock Input (EXTCLK) 96 NCNo connection. Do not use.47IO $P1[6]$ NcNo connection. Do not use. 99 IOIO $P0[3]$ 49NCNcNo connection. Do not use. 99 IOIO $P0[3]$ Analog column mux input and column output.	32	Po	wer	Vdd	Supply voltage.	82	Po	wer	AVdd	Supply voltage for Analog System.
35NCNo connection. Do not use.85 $Powr$ VssGround connection.36IOP7[7]86IOP6[0]37IOP7[6]87IOP6[1]38IOP7[5]88IOP6[2]39IOP7[4]89IOP6[3]40IOP7[3]90IOP6[4]41IOP7[2]91IOP6[5]42IOP7[1]92IOP6[6]43IOP7[0]93IOP6[7]44IOP1[0]Crystal (XTALout), I2C Serial Data (SDA)94NCNo connection. Do not use.45IOP1[2]95IOIP0[7]Analog column mux input.46IOP1[6]97IOIOP0[5]Analog column mux input.47IOP1[6]NCNo connection. Do not use.98NCNo connection. Do not use.49NCNo connection. Do not use.99IOIOP0[3]Analog column mux input and column output.	33			NC	No connection. Do not use.	83	Po	wer	Vdd	
36IO $P7[7]$ RefRefIO $P6[0]$ 37IO $P7[6]$ RefRefIO $P6[1]$ 38IO $P7[5]$ RefRefIO $P6[2]$ 39IO $P7[4]$ RefRefRef40IO $P7[3]$ Ref 90 IO $P6[4]$ 41IO $P7[2]$ 91 IO $P6[5]$ 42IO $P7[1]$ 92 IO $P6[6]$ 43IO $P7[0]$ 93 IO $P6[7]$ 44IO $P1[0]$ Crystal (XTALout), I2C Serial Data (SDA) 94 V NCNo connection. Do not use.45IO $P1[2]$ Optional External Clock Input (EXTCLK) 96 V NCNo connection. Do not use.47IO $P1[6]$ NCNo connection. Do not use. 98 V NCNo connection. Do not use.49 V NCNo connection. Do not use. 99 IOIO $P0[3]$ Analog column mux input and column output.	34	Po	wer	Vss	Ground connection.	84	Po	wer	Vss	Ground connection.
37 IO P7[6] 87 IO P6[1] 38 IO P7[5] 88 IO P6[2] 39 IO P7[4] 89 IO P6[3] 40 IO P7[3] 90 IO P6[4] 41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No conn	35			NC	No connection. Do not use.	85	Po	wer	Vss	Ground connection.
38 IO P7[5] 88 IO P6[2] 39 IO P7[4] 89 IO P6[3] 40 IO P7[3] 90 IO P6[4] 41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P7[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] Vo connection. Do not use. 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	36	10		P7[7]		86	IO		P6[0]	
39 IO P7[4] 89 IO P6[3] 40 IO P7[3] 90 IO P6[4] 41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	37	IO		P7[6]		87	IO		P6[1]	
40 IO P7[3] 90 IO P6[4] 41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	38	IO				88	IO			
40 IO P7[3] 90 IO P6[4] 41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	39	IO		P7[4]		89	IO		P6[3]	
41 IO P7[2] 91 IO P6[5] 42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	40	IO		P7[3]		90	IO		P6[4]	
42 IO P7[1] 92 IO P6[6] 43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.				P7[2]						
43 IO P7[0] 93 IO P6[7] 44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	42	IO				92	IO		P6[6]	
44 IO P1[0] Crystal (XTALout), I2C Serial Data (SDA) 94 NC No connection. Do not use. 45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.										
45 IO P1[2] 95 IO I P0[7] Analog column mux input. 46 IO P1[4] Optional External Clock Input (EXTCLK) 96 NC No connection. Do not use. 47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	44	IO			Crystal (XTALout), I2C Serial Data (SDA)	94			NC	No connection. Do not use.
47 IO P1[6] 97 IO IO P0[5] Analog column mux input and column output. 48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	45	IO		P1[2]		95	IO	I	P0[7]	Analog column mux input.
48 NC No connection. Do not use. 98 NC No connection. Do not use. 49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	46	IO		P1[4]	Optional External Clock Input (EXTCLK)	96			NC	No connection. Do not use.
49 NC No connection. Do not use. 99 IO IO P0[3] Analog column mux input and column output.	47	Ю		P1[6]		97	10	10	P0[5]	Analog column mux input and column output.
	48			NC	No connection. Do not use.	98			NC	No connection. Do not use.
50 NC No connection. Do not use. 100 NC No connection. Do not use.	49			NC	No connection. Do not use.	99	IO	10	P0[3]	Analog column mux input and column output.
	50			NC	No connection. Do not use.	100		•	NC	No connection. Do not use.

LEGEND: D = Digital, A = Analog, I = Input, and O = Output.



CY8C27x66 100-Pin PSoC Device

2. Register Reference



This chapter lists the registers of the CY8C27x66 PSoC device by way of mapping tables, in offset order. For detailed register information, reference the PSoCTM Mixed Signal Array Technical Reference Manual.

2.1 Register Conventions

2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
RW	Read and write register or bit(s)
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

2.1.2 Naming Conventions

The register naming convention for arrays of PSoC blocks and their registers is:

<Prefix>mn<Suffix> where m=row index, n=column index

Therefore, ASD13CR3 is a register for an analog PSoC block in row 1 column 3.

2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is also referred to as IO space and is broken into two parts. The XOI bit in the Flag register determines which bank the user is currently in. When the XOI bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.

Register Map 0 Table: User Space

PRT0DR PRT0IE PRT0GS PRT0DM2	00	RW			Name Addr (0,Hex) Addr (0,Hex)		Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTOGS		1744		40		ASC10CR0	80	RW	RDI2RI	C0	RW
	01	RW		41		ASC10CR1	81	RW	RDI2SYN	C1	RW
DDTODMO	02	RW		42		ASC10CR2	82	RW	RDI2IS	C2	RW
FRIUDIVIZ	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW		44		ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW		45		ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW		46		ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48		ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW		49		ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW		4A		ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DR	0C	RW		4C		ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW		4D		ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW		4E		ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW		4F		ASD13CR3	8F	RW		CF	
PRT4DR	10	RW	I	50		ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	I	51		ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	 	52	<u> </u>	ASD20CR2	92	RW	PRV_PP	D2	RW
PRT4DM2	13	RW	 	53		ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW		54		ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW		55		ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	ļ	56		ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	ļ	57		ASC21CR3	97	RW	I2C_SCR	D7	#
PRT6DR	18	RW	ļ	58		ASD22CR0	98	RW	I2C_DR	D8	RW
PRT6IE	19	RW	ļ	59		ASD22CR1	99	RW	I2C_MSCR	D9	#
PRT6GS	1A	RW	 	5A		ASD22CR2	9A	RW	INT_CLR0	DA	RW
PRT6DM2	1B	RW	l	5B		ASD22CR3	9B	RW	INT_CLR1	DB	RW
PRT7DR	1C	RW	l	5C		ASC23CR0	9C	RW	INT_CLR2	DC	RW
PRT7IE	1D	RW	4	5D		ASC23CR1	9D	RW	INT_CLR3	DD	RW
PRT7GS	1E 1F	RW RW		5E 5F		ASC23CR2	9E	RW	INT_MSK3	DE	RW
PRT7DM2				-	DW	ASC23CR3	9F	RW	INT_MSK2	DF	RW
DBB00DR0 DBB00DR1	20 21	# W	AMX_IN	60 61	RW		A0 A1		INT_MSK0 INT_MSK1	E0 E1	RW RW
DBB00DR1	21	RW		62			A1 A2		INT_WSKT	E1 E2	RC
DBB00DR2 DBB00CR0	22	#	ARF_CR	63	RW		A2 A3		RES WDT	E2 E3	W
DBB00CR0	23	#	CMP_CR0	64	#		A4		DEC DH	E4	RC
DBB01DR0	24	# W	ASY_CR	65	#		A4 A5		DEC_DL	E5	RC
DBB01DR1	20	RW	CMP_CR1	66	# RW		A6		DEC_DE	E6	RW
DBB01CR0	20	#		67	1		A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0 X	E8	W
DCB02DR0	29	W		69		MUL1 Y	A9	W	MULO Y	E9	W
DCB02DR1	23 2A	RW		6A		MUL1 DH	AA	R	MULO DH	EA	R
DCB02CR0	2B	#		6B		MUL1 DL	AB	R	MUL0 DL	EB	R
DCB02CR0	2D 2C	#	TMP0 DR	6C	RW	ACC1_DR1	AC	RW	ACC0 DR1	EC	RW
DCB03DR0	20 2D	# W	TMP0_DR	6D	RW	ACC1_DR1	AD	RW	ACC0_DR1	ED	RW
DCB03DR2	2D 2E	RW	TMP2_DR	6E	RW	ACC1 DR3	AE	RW	ACC0_DR3	EE	RW
DCB03DR2	2E 2F	#	TMP3_DR	6F	RW	ACC1_DR2	AF	RW	ACC0 DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
DBB10DR0	31	W	ACB00CR0	71	RW	RDIOSYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10DR2	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB10CR0	34	#	ACB01CR3	74	RW	RDIOLT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW	<u> </u>	F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DUBIZCRU		#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB12CR0 DCB13DR0					1						1
DCB13DR0	3C 3D			7D	RW	RDI1RO0	BD	RW		FD	
	3D 3E	# W RW	ACB03CR0 ACB03CR1	7D 7E	RW RW	RDI1RO0 RDI1RO1	BD BE	RW RW	CPU_SCR1	FD FE	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.

Register Map 1 Table: Configuration Space

PRT0DM0 00 PRT0DM1 01 PRT0IC1 03 PRT1DM0 04 PRT1DM0 04 PRT1DM1 05 PRT1DM1 05 PRT1C0 06 PRT1C0 08 PRT2DM0 08 PRT2DM0 08 PRT2DM0 00 PRT3DM0 0C PRT3DM0 0C PRT3DM0 0C PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3DM1 01 PRT4DM0 10 PRT4DM1 11 PRT5DM1 15 PRT5IC1 17 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 <th>RW</th> <th></th> <th>40 41 42 43 44 45 46 47 48 49 47 48 49 4A 40 4A 4D 4E 4F 50 51 52 53</th> <th></th> <th>ASC10CR0 ASC10CR1 ASC10CR2 ASC10CR3 ASD11CR0 ASD11CR1 ASD11CR3 ASD11CR3 ASC12CR0 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR2</th> <th>80 81 82 83 84 85 86 87 88 87 88 88 88 88 88 88 88 80 82 80 80 80 80 80 80 80 80 80 80 80 80 80</th> <th>RW RW RW RW RW RW RW RW RW RW RW RW RW R</th> <th>RDI2RI RDI2SYN RDI2IS RDI2LT0 RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3IS RDI3LT0 RDI3IC0</th> <th>C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD</th> <th>RW RW RW RW RW RW RW RW RW RW RW RW RW</th>	RW		40 41 42 43 44 45 46 47 48 49 47 48 49 4A 40 4A 4D 4E 4F 50 51 52 53		ASC10CR0 ASC10CR1 ASC10CR2 ASC10CR3 ASD11CR0 ASD11CR1 ASD11CR3 ASD11CR3 ASC12CR0 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR2	80 81 82 83 84 85 86 87 88 87 88 88 88 88 88 88 88 80 82 80 80 80 80 80 80 80 80 80 80 80 80 80	RW RW RW RW RW RW RW RW RW RW RW RW RW R	RDI2RI RDI2SYN RDI2IS RDI2LT0 RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3IS RDI3LT0 RDI3IC0	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD	RW RW RW RW RW RW RW RW RW RW RW RW RW
PRT0IC0 02 PRT0IC1 03 PRT1DM0 04 PRT1DM1 05 PRT1IC0 06 PRT1IC1 07 PRT2DM1 09 PRT2DM1 09 PRT2DM1 09 PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3DM0 0C PRT3DM1 0D PRT3DM1 0D PRT3DM1 01 PRT4DM1 11 PRT4DM1 11 PRT4DM1 12 PRT4DM1 15 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT6IC0 1A PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 25 </td <td>RW</td> <td></td> <td>42 43 44 45 46 47 48 49 4A 49 4A 4B 4C 4D 4E 4F 50 51 52</td> <td></td> <td>ASC10CR2 ASC10CR3 ASD11CR0 ASD11CR1 ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3</td> <td>82 83 84 85 86 87 88 88 88 88 88 88 88 88 88 88 88 88</td> <td>RW RW RW RW RW RW RW RW RW RW RW</td> <td>RDI2IS RDI2LT0 RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1</td> <td>C2 C3 C4 C5 C6 C7 C8 C7 C8 C9 CA CB CC</td> <td>RW RW RW RW RW RW RW RW RW</td>	RW		42 43 44 45 46 47 48 49 4A 49 4A 4B 4C 4D 4E 4F 50 51 52		ASC10CR2 ASC10CR3 ASD11CR0 ASD11CR1 ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	82 83 84 85 86 87 88 88 88 88 88 88 88 88 88 88 88 88	RW RW RW RW RW RW RW RW RW RW RW	RDI2IS RDI2LT0 RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C2 C3 C4 C5 C6 C7 C8 C7 C8 C9 CA CB CC	RW RW RW RW RW RW RW RW RW
PRT0IC1 03 PRT1DM0 04 PRT1DM1 05 PRT1IC0 06 PRT1IC1 07 PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3C0 0E PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 10 PRT4DM1 11 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 21	RW		43 44 45 46 47 48 49 4A 49 4A 4B 4C 4D 4E 4F 50 51 52		ASC10CR3 ASD11CR0 ASD11CR1 ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	83 84 85 86 87 88 89 8A 88 8A 8B 8C 8D 8E	RW RW RW RW RW RW RW RW RW RW	RDI2LT0 RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C3 C4 C5 C6 C7 C8 C9 CA CB CC	RW RW RW RW RW RW RW RW
PRT1DM0 04 PRT1DM1 05 PRT1IC0 06 PRT1IC1 07 PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM0 0C PRT3DM1 0D PRT3C0 0E PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 0F PRT3C1 10 PRT5DM1 11 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM0 18 PRT6IC1 18 PRT7IC0 1E PRT7IC0 1C PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB001N 22	RW		44 45 46 47 48 49 4A 49 4A 4B 4C 4D 4E 4F 50 51 52		ASD11CR0 ASD11CR1 ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	84 85 86 87 88 89 8A 8B 8C 8D 8E	RW RW RW RW RW RW RW RW RW	RDI2LT1 RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C4 C5 C6 C7 C8 C9 CA CB CC	RW RW RW RW RW RW RW
PRT1DM1 05 PRT1IC0 06 PRT1IC1 07 PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM0 0C PRT3DM1 0D PRT3C1 0F PRT3C1 0F PRT3IC1 0F PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT5DM1 15 PRT5IC1 17 PRT6OM0 18 PRT5IC1 17 PRT6OM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC2 1E PRT7IC3 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01N	RW		45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52		ASD11CR1 ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	85 86 87 88 89 8A 8B 8C 8D 8E	RW RW RW RW RW RW RW RW	RDI2RO0 RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C5 C6 C7 C8 C9 CA CB CC	RW RW RW RW RW RW
PRT1IC0 06 PRT1IC1 07 PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM0 0C PRT3DM1 0D PRT3IC1 0F PRT3IC1 0F PRT4DM1 11 PRT4DM0 10 PRT4DM1 11 PRT4DM1 11 PRT5DM0 14 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 DBB01IN 25 DBB01IN 25 DBB01N 20 <td>RW</td> <td></td> <td>46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52</td> <td></td> <td>ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3</td> <td>86 87 88 89 8A 8B 8C 8D 8E</td> <td>RW RW RW RW RW RW RW</td> <td>RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1</td> <td>C6 C7 C8 C9 CA CB CC</td> <td>RW RW RW RW RW</td>	RW		46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52		ASD11CR2 ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	86 87 88 89 8A 8B 8C 8D 8E	RW RW RW RW RW RW RW	RDI2RO1 RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C6 C7 C8 C9 CA CB CC	RW RW RW RW RW
PRT1IC1 07 PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3IC1 0F PRT4DM1 11 PRT4DM1 11 PRT4DM1 11 PRT4DM1 13 PRT5DM0 14 PRT5DM1 15 PRT6IC1 17 PRT6DM0 18 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01N 25	RW		47 48 49 4A 4B 4C 4D 4E 4F 50 51 52		ASD11CR3 ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	87 88 89 8A 8B 8C 8D 8E	RW RW RW RW RW RW	RDI3RI RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C7 C8 C9 CA CB CC	RW RW RW RW RW
PRT2DM0 08 PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3DM1 0D PRT3IC1 0F PRT3DM1 0D PRT3DM1 0D PRT3DM1 0D PRT3IC1 0F PRT3IC1 0F PRT3DM1 11 PRT4DM1 11 PRT4DM1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM0 18 PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 23 24 DBB01FN 24 DBB01IN 25 DBB01IN 25	RW		48 49 4A 4B 4C 4D 4E 4F 50 51 52		ASC12CR0 ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	88 89 8A 8B 8C 8D 8E	RW RW RW RW RW	RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C8 C9 CA CB CC	RW RW RW RW
PRT2DM1 09 PRT2IC0 0A PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3IC0 0E PRT3IC1 0F PRT3IC1 0F PRT3IC1 0F PRT3IC1 0F PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4C0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM0 14 PRT5DM1 15 PRT5IC2 16 PRT6IC3 18 PRT6IC1 18 PRT7DM0 1C PRT6IC1 18 PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 23 DBB01IN 25 DBB01IN 25 DBB01IN 25	RWRWRWRWRWRWRWRWRWRWRWRWRWRWRWRWRWRW		49 4A 4B 4C 4D 4E 4F 50 51 52		ASC12CR1 ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	89 8A 8B 8C 8D 8E	RW RW RW RW	RDI3SYN RDI3IS RDI3LT0 RDI3LT1	C9 CA CB CC	RW RW RW RW
PRT2ICO 0A PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3DM1 0D PRT3IC1 0F PRT3IC1 0F PRT3IC1 0F PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4DM1 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01N 25 DBB01N 25 DBB01N 26 27 27 DCB02V 2A	RWRWRWRWRWRWRWRWRWRWRWRWRWRWRWRWRW		4A 4B 4C 4D 4E 4F 50 51 52		ASC12CR2 ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	8A 8B 8C 8D 8E	RW RW RW RW	RDI3IS RDI3LT0 RDI3LT1	CA CB CC	RW RW RW
PRT2IC1 0B PRT3DM0 0C PRT3DM1 0D PRT3IC0 0E PRT3IC1 0F PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4IC1 13 PRT5DM0 14 PRT5DM0 16 PRT5IC1 17 PRT6DM0 18 PRT6DM1 19 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01N 25 DBB01N 26 27	RWRWRWRWRWRWRWRWRWRWRWRWRWRWRW		4B 4C 4D 4E 4F 50 51 52		ASC12CR3 ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	8B 8C 8D 8E	RW RW RW	RDI3LT0 RDI3LT1	CB CC	RW RW
PRT3DM0 0C PRT3DM1 0D PRT3IC0 0E PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4DM1 11 PRT4IC1 13 PRT5DM0 14 PRT5DM0 14 PRT5DM1 15 PRT5C1 17 PRT6DM1 19 PRT6C0 1A PRT6DM1 19 PRT6C0 1A PRT6DM1 19 PRT6DM1 19 PRT6IC1 1B PRT7DM0 1C PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01N 25 DBB01N 25 DCB02VN 28 <t< td=""><td>RWRWRWRWRWRWRWRWRWRWRWRWRWRW</td><td></td><td>4C 4D 4E 4F 50 51 52</td><td></td><td>ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3</td><td>8C 8D 8E</td><td>RW RW</td><td>RDI3LT1</td><td>CC</td><td>RW</td></t<>	RWRWRWRWRWRWRWRWRWRWRWRWRWRW		4C 4D 4E 4F 50 51 52		ASD13CR0 ASD13CR1 ASD13CR2 ASD13CR3	8C 8D 8E	RW RW	RDI3LT1	CC	RW
PRT3DM1 OD PRT3IC0 0E PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4IC0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT5IC1 17 PRT6DM0 18 PRT5IC1 17 PRT6DM1 19 PRT6IC1 1B PRT7DM0 1C PRT7IC1 1F DBB00FN 20 DBB00FN 21 DBB00FN 24 DBB00IN 21 DBB00IN 21 DBB00IN 25 DBB01FN 24 DBB01IN 25 DBB01QU 26 27 DCB02FN DCB02U 2A 28 DCB02U DCB03IN 2D <td>RWRWRWRWRWRWRWRWRWRWRWRWRW</td> <td></td> <td>4D 4E 4F 50 51 52</td> <td></td> <td>ASD13CR1 ASD13CR2 ASD13CR3</td> <td>8D 8E</td> <td>RW</td> <td></td> <td></td> <td></td>	RWRWRWRWRWRWRWRWRWRWRWRWRW		4D 4E 4F 50 51 52		ASD13CR1 ASD13CR2 ASD13CR3	8D 8E	RW			
PRT3IC0 0E PRT3IC1 0F PRT4DM0 10 PRT4DM1 11 PRT4C0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC1 17 PRT6DM1 19 PRT5IC1 17 PRT6DM0 18 PRT6C0 1A PRT6DM1 19 PRT6IC1 1B PRT7DM0 1C PRT7DM0 1C PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00FN 21 DBB00FN 22 23 DBB01FN 24 DBB01N 25 DBB01N 25 DBB01N 26 27 DCB02FN 28 DCB02N 20 DCB03N 2D DCB03N 2D DCB03N 2D DCB03N </td <td>RWRWRWRWRWRWRWRWRWRWRW</td> <td></td> <td>4E 4F 50 51 52</td> <td></td> <td>ASD13CR2 ASD13CR3</td> <td>8E</td> <td></td> <td>RDI3RO0</td> <td>CD</td> <td>RW</td>	RWRWRWRWRWRWRWRWRWRWRW		4E 4F 50 51 52		ASD13CR2 ASD13CR3	8E		RDI3RO0	CD	RW
PRT3IC1 OF PRT4DM0 10 PRT4DM1 11 PRT4IC0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6IC0 1A PRT6IC1 18 PRT6IC1 18 PRT6IC1 18 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01N DBB01N 24 DBB01V 26 27 DCB02FN DCB02IN 29 DCB02IN 20 DCB03IN 2D DCB03U 2E 2F DBB10IN 31 DBB10IN 31 DBB10UN <t< td=""><td>RW RW RW RW RW RW RW RW RW</td><td></td><td>4F 50 51 52</td><td></td><td>ASD13CR3</td><td>-</td><td>RW</td><td></td><td></td><td></td></t<>	RW RW RW RW RW RW RW RW RW		4F 50 51 52		ASD13CR3	-	RW			
PRT4DM0 10 PRT4DM1 11 PRT4IC0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6IC1 18 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01IN DBB01IN 25 DBB01V 26 27 DCB02FN 28 DCB02IN DCB02IN 29 DCB03IN 2D DCB03IN 2D DCB03OU 2E 2F DBB10IN 31 DBB10IN 31	RW RW RW RW RW RW RW RW		50 51 52			OF		RDI3RO1	CE	RW
PRT4DM1 11 PRT4IC0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6IC0 1A PRT6IC1 19 PRT6IC0 1A PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B 2D DCB03IN 2D DCB03OU 2E 2F DBB10IN 31 DBB10IN 31	RW RW RW RW RW RW RW		51 52			8F	RW		CF	
PRT4IC0 12 PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6DM0 18 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01FN 25 DBB01FN 28 DCB02FN 28 DCB02IN 29 DCB02U 2A 2B 2CB02IN DCB03IN 2D DCB03U 2E 2F DBB10IN 31 DBB10IN 31	RW RW RW RW RW RW		52	1	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4IC1 13 PRT5DM0 14 PRT5DM1 15 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6IC1 19 PRT6IC1 18 PRT6IC1 18 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01IN 25 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 28 20 DCB03IN 2D DCB03U 2E 2F DBB10IN 31 DBB10IN 31 DBB10UN 32	RW RW RW RW RW			I	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT5DM0 14 PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6IC1 19 PRT6IC1 18 PRT6IC1 18 PRT6IC1 18 PRT6IC1 18 PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02U 2A 28 DCB02OU DCB03IN 2D DCB03IN 2D DCB03U 2E 2F DBB10IN DBB10IN 31 DBB10UN 32	RW RW RW RW		152		ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT5DM1 15 PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01N 25 DBB01N 25 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02U 2A 2B DCB02U 2C 2B DCB03IN 2D DCB03OU 2E 2F DBB10IN DBB10IN 31 DBB10UN 32	RW RW RW				ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5IC0 16 PRT5IC1 17 PRT6DM0 18 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 25 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02IN 29 DCB03FN 2C DCB03IN 2D DCB03IN 2D DCB03U 2E 2F DBB10FN 30 DBB10IN 31 DBB10UU 32	RW RW		54		ASC21CR0	94	RW		D4	
PRT5IC1 17 PRT6DM0 18 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 DBB01FN DBB01IN 25 DBB01IN 25 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02OU 2A 2B DCB02OU DCB03IN 2D DCB03U 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		55		ASC21CR1	95	RW		D5	
PRT6DM0 18 PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 22 23 DBB01FN DBB01IN 25 DBB01V 26 27 DCB02FN DCB02IN 29 DCB02IN 29 DCB02IN 20 DCB03IN 2D DCB03IN 2D DCB03OU 2E 2F DBB10IN 31 DBB10IN 31		-	56		ASC21CR2	96	RW		D6	
PRT6DM1 19 PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 24 DBB01FN 24 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02IN 29 DCB02OU 2A 2B DCB03FN DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		57		ASC21CR3	97	RW		D7	
PRT6IC0 1A PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01FN 25 DBB01OU DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02OU 2A 28 DCB02OU DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32			58		ASD22CR0	98	RW		D8	
PRT6IC1 1B PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00IN 20 DBB00IN 21 DBB00IN 22 23 DBB01FN 24 DBB01FN 25 DBB01FN 26 27 DCB02FN 28 DCB02OU 2A 2B DCB03OU DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		59		ASD22CR1	99	RW		D9	
PRT7DM0 1C PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB01FN 24 DBB01FN 24 DBB01OU 26 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 28 DCB02OU 2A 28 DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32 32	RW		5A		ASD22CR2	9A	RW		DA	
PRT7DM1 1D PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 DCB02FN DCB02IN 29 DCB02OU 2A 28 DCB02OU DCB03IN 2D DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		5B		ASD22CR3	9B	RW		DB	
PRT7IC0 1E PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 21 DBB00IN 22 23 23 DBB01N 25 DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B 2CB02FN DCB03IN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		5C		ASC23CR0	9C	RW		DC	
PRT7IC1 1F DBB00FN 20 DBB00IN 21 DBB00OU 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB03FN 2C DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		5D		ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
DBB00FN 20 DBB00IN 21 DBB00OU 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		5E		ASC23CR2	9E	RW	OSC_CR4	DE	RW
DBB00IN 21 DBB00OU 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02OU 2A DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		5F	514/	ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00OU 22 23 23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02U 2A DB050N 2C DCB03FN 2C DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
23 DBB01FN 24 DBB01IN 25 DBB01OU 26 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B DCB03FN 2C DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB01FN 24 DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02OU 2A 2B 20 DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DBB01IN 25 DBB01OU 26 27 27 DCB02FN 28 DCB02OU 2A 2B 2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10IN 31 DBB10OU 32	514/	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01OU 26 27 27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B 2B DCB03FN 2C DCB03OU 2B DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		64			A4		VLT_CMP	E4	R
27 DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW		65	DIA/		A5		-	E5	
DCB02FN 28 DCB02IN 29 DCB02OU 2A 2B 2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	AMD_CR1	66	RW		A6		-	E6	
DCB02IN 29 DCB02OU 2A 2B 2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	DIA/	ALT_CR0	67	RW		A7			E7	14/
DCB02OU 2A 2B 2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
2B DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB03FN 2C DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	-	6A			AA		BDG_TR	EA	RW
DCB03IN 2D DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	D\A/		6B	DW/		AB		ECO_TR	EB	W
DCB03OU 2E 2F 2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	TMP0_DR	6C	RW		AC			EC	
2F DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	TMP1_DR	6D	RW		AD			ED	
DBB10FN 30 DBB10IN 31 DBB10OU 32	RW	TMP2_DR	6E	RW		AE			EE	
DBB10IN 31 DBB10OU 32	D\4/	TMP3_DR	6F	RW	PDIORI	AF	D\A/		EF	
DBB10OU 32	RW	ACB00CR3	70	RW	RDIORI	B0	RW		F0	
	RW RW	ACB00CR0	71	RW	RDIOSYN	B1	RW RW		F1 F2	
20	KVV	ACB00CR1	72	RW	RDI0IS	B2				
33 DPD11ENI 24	D\\/	ACB00CR2	73	RW	RDIOLT0	B3	RW		F3	
DBB11FN 34	RW RW	ACB01CR3 ACB01CR0	74	RW	RDIOLT1	B4	RW		F4	
DBB11IN 35		ACB01CR0 ACB01CR1	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU 36 37			76 77	RW RW	RDI0RO1	B6	RW		F6 F7	Ы
	RW	ACB01CR2				B7	D\A/	CPU_F		RL
DCB12FN 38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN 39	RW RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	D\4/
DCB12OU 3A	RW RW RW	ACB02CR1	7A 7D	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
3B	RW RW	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13FN 3C	RW RW RW RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN 3D	RW RW RW RW RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU 3E 3F	RW RW RW RW	ACB03CR1	7E 7F	RW RW	RDI1RO1	BE BF	RW	CPU_SCR1 CPU_SCR0	FE FF	# #

Blank fields are Reserved and should not be accessed.

Access is bit specific.

3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C27x66 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com.

Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C as specified, except where noted.




Figure 3-1. Voltage versus Operating Frequency

The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Units of Measure	Symbol	Units of Measure
°C	degree Celsius	μV	microvolts
AC	alternating current	μVrms	microvolts root-mean-square
dB	decibels	mA	milliampere
DC	direct current	ms	millisecond
fF	femto Farad	mV	millivolts
Hz	hertz	ns	nanosecond
k	kilo, 1000	nV	nanovolts
К	2 ¹⁰ , 1024	Ω	ohm
KB	1024 bytes	pF	pico Farad
Kbit	1024 bits	рр	peak-to-peak
kHz	kilohertz	ppm	parts per million
kΩ	kilohm	ps	pico second
MHz	megahertz	sps	samples per second
MΩ	megaohm	σ	sigma: one standard deviation
μA	microampere	V	volts
μs	microsecond		

3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-65	-	+100	°C	Higher storage temperatures will reduce data retention time.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V _{IO}	DC Input Voltage	Vss-0.5	-	Vdd+0.5	V	
-	DC Voltage Applied to Tri-state	Vss-0.5	-	Vdd+0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	-	+50	mA	
I _{MAIO}	Maximum Current into any Port Pin Configured as Analog Driver	-50	-	+50	mA	
-	Static Discharge Voltage	2000	-	-	V	
-	Latch-up Current	-	-	200	mA	

3.2 Operating Temperature

Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 42. The user must limit the power consumption to comply with this requirement.

3.3 DC Electrical Characteristics

3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	-	5.25	V	
I _{DD}	Supply Current	-	5	8	mA	Conditions are 5.0V, 25 °C, 3 MHz, 48 MHz dis- abled. VC1=1.5 MHz, VC2=93.75 kHz, VC3=93.75 kHz.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Lower 3/4 temperature range.	-	3	10	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3 V, -40 $^{\circ}$ C <=T _A <= 55 $^{\circ}$ C.
I _{SBH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Higher 1/4 temperature range (hot).	-	4	25	μΑ	Conditions are with internal slow speed oscillator, Vdd = 3.3 V, 55 °C < T_A <= 85 °C.
I _{SBXTL}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active. Lower 3/4 temperature range.	-	4	12	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. Vdd = 3.3 V, -40 °C <= T _A <= 55 °C.
I _{SBXTLH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and 32 kHz crystal oscillator active. Higher 1/4 temperature range (hot).	-	5	27	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. Vdd = 3.3 V, 55 °C < T _A <= 85 °C.
V_{REF}	Reference Voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate Vdd.

3.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-5. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 IO switch- ing, 4 per side)
V _{OL}	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 IO switch- ing, 4 per side)
V _{IL}	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.5
V _{IH}	Input High Level	2.2	-		V	Vdd = 3.0 to 5.5
V _H	Input Hysterisis	-	60	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 µA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Low Power	-	1.6	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.3	8	mV	
	Input Offset Voltage (absolute value) High Power	-	1.2	7.5	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range. All Cases, except highest.	0.0	-	Vdd	V	
	Power = High, Opamp Bias = High	0.5	-	Vdd-0.5	V	
CMRR _{OA}	Common Mode Rejection Ratio	60	-	-	dB	
G _{OLOA}	Open Loop Gain	80	-	-	dB	
VOHIGHOA	High Output Voltage Swing (worst case internal load)	Vdd01	-	-	V	
V _{OLOWOA}	Low Output Voltage Swing (worst case internal load)	-	-	0.1	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power=Low	-	150	200	μΑ	
	Power=Low, Opamp Bias=High	-	300	400	μΑ	
	Power=Medium	-	600	800	μΑ	
	Power=Medium, Opamp Bias=High	-	1200	1600	μΑ	
	Power=High	-	2400	3200	μΑ	
	Power=High, Opamp Bias=High	-	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	60	-	-	dB	

Table 3-6. 5V DC Operational Amplifier Specifications

Important Note Do not use the combination of Power = High and Opamp Bias = High for 3.3V operations.

Table 3-7. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value) Low Power	-	1.65	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.32	8	mV	
	High Power is 5 Volt Only					
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 ^o C.
V _{CMOA}	Common Mode Voltage Range	0	-	Vdd	V	
CMRR _{OA}	Common Mode Rejection Ratio	60	-	-	dB	
G _{OLOA}	Open Loop Gain	80	-	-	dB	
V _{OHIGHOA}	High Output Voltage Swing (worst case internal load)	01	-	-	V	
V _{OLOWOA}	Low Output Voltage Swing (worst case internal load)	-	-	-1	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power=Low	-	150	200	μΑ	
	Power=Low, Opamp Bias=High	-	300	400	μΑ	
	Power=Medium	-	600	800	μΑ	
	Power=Medium, Opamp Bias=High	-	1200	1600	μΑ	
	Power=High	-	2400	3200	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	50	-	-	dB	

3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance					
	Power = Low	-	-	1	Ω	
	Power = High	-	-	1	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	.5 x Vdd + 1.3 .5 x Vdd + 1.3		-	v v	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	-		.5 x Vdd - 1.3 .5 x Vdd - 1.3	v v	
I _{SOB}	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	1.1 2.6	2 5	mA mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	40	-	-	dB	

Table 3-9. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance					
	Power = Low	-	-	10	Ω	
	Power = High	-	-	10	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	.5 x Vdd + 1.0	-	-	V	
	Power = High	.5 x Vdd + 1.0	-	-	V	
VOLOWOB	Low Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	-	-	.5 x Vdd - 1.0	V	
	Power = High	-	-	.5 x Vdd - 1.0	V	
I _{SOB}	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	1	mA	
	Power = High	-	2.0	8	mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	60	-	-	dB	

3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP} 5V	5V Output voltage	4.75	-	5.25	V	Average, neglecting ripple
V _{PUMP} 3V	3V Output voltage	3.00		3.60	V	Average, neglecting ripple
I _{PUMP}	Available Output Current vi= 1.5V, Vo= 3.25V vi= 1.5V, Vo= 5.0V	8			mA mA	For implementation, which includes 2 uH induc- tor, 1 uF cap, and Shottky diode.
I _{SHORT}	Short Circuit Current	-	12	_	mA	
V _{INPUMP} 5V	5V Input Voltage Range	1.8	-	3.3	V	
V _{INPUMP} 3V	3V Input Voltage Range	1.0	-	3.3	V	
V _{IN-} PUMP(MIN)	Minimum Input Voltage to Start Pump	1.1	-	-	V	
VOUTPUMP	Output Voltage (over Vi range)	-	5	-	%V _O	
$\Delta V_{OUTPUMP}$	Line Regulation (over Vi range)	-	5	-	%V _O	
$\Delta V_{OUTPUMP}$	Load Regulation	-	5	-	%V _O	
$\Delta V_{OUTPUMP}$	Output Voltage Ripple (depends on cap/load)	-	25	-	mVpp	Configuration of note 2, load is 5mA.
-	Efficiency	35	50	-	%	Configuration of note 2, load is 5mA, Vout is 3.25V.
F _{PUMP}	Switching Frequency	-	1.3	-	MHz	
DC _{PUMP}	Switching Duty Cycle	-	50	-	%	

3.3.6 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.

Table 3-11.	5V DC Analo	a Reference	Specifications
		gittererenee	opeonioanono

Symbol	Description	Min	Тур	Max	Units
-	$AGND = Vdd/2^{a}$				
	CT Block Power = High	Vdd/2 - 0.017	Vdd/2 - 0.0	Vdd/2 + 0.017	V
-	AGND = 2*BandGap ^a				
	CT Block Power = High	2*BG - 0.034	2*BG - 0.0	2*BG + 0.034	V
-	AGND = P2[4] (P2[4] = Vdd/2) ^a				
	CT Block Power = High	P2[4] - 0.013	P2[4] 0.0	P2[4] + 0.013	V
-	AGND = BandGap ^a				
	CT Block Power = High	BG- 0.009	BG	BG+0.009	V
-	AGND = 1.6*BandGap ^a				
	CT Block Power = High	1.6*BG- 0.018	1.6*BG	1.6*BG+0.018	V
-	AGND Column to Column Variation (AGND=Vdd/2) ^a				
	CT Block Power = High	-0.034	0.000	0.034	V
-	RefHi = Vdd/2 + BandGap				
	Ref Control Power = High	Vdd/2+BG - 0.062	Vdd/2+BG - 0.0	Vdd/2+BG + 0.062	V
-	RefHi = 3*BandGap				
	Ref Control Power = High	3*BG - 0.084	3*BG - 0.0	3*BG + 0.084	V
-	RefHi = 2*BandGap + P2[6] (P2[6] = 1.3V)				
	Ref Control Power = High	2*BG+P2[6] - 0.082	2*BG+P2[6] - 0.0	2*BG+P2[6] + 0.082	V
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)				
	Ref Control Power = High	P2[4]+BG - 0.062	P2[4]+BG - 0.0	P2[4]+BG + 0.062	V
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)				
	Ref Control Power = High	P2[4]+P2[6] - 0.058	P2[4]+P2[6] - 0.0	P2[4]+P2[6]+ 0.058	V
-	RefHi = 2*BandGap				
	Ref Control Power = High	2*BG - 0.053	2*BG	2*BG + 0.053	V
-	RefHi = 3.2*BandGap				
	Ref Control Power = High	3.2*BG - 0.068	3.2*BG	3.2*BG + 0.068	V
-	RefLo = Vdd/2 – BandGap				
	Ref Control Power = High	Vdd/2-BG - 0.049	Vdd/2-BG + 0.0	Vdd/2-BG + 0.049	V
-	RefLo = BandGap				
	Ref Control Power = High	BG - 0.074	BG + 0.0	BG + 0.074	V
-	RefLo = 2*BandGap - P2[6] (P2[6] = 1.3V)				
	Ref Control Power = High Ref $a = R2(4)$ = RandCap ($R2(4) = V(dd/2)$)	2*BG-P2[6] - 0.071	2*BG-P2[6] + 0.0	2*BG-P2[6] + 0.071	V
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2) Ref Control Power = High	P2[4] BC - 0.049	P2[4] PC + 0.0	P2[4] BC + 0.049	v
	Ref Control Power = High RefLo = $P2[4]-P2[6]$ ($P2[4] = Vdd/2, P2[6] = 1.3V$)	P2[4]-BG - 0.048	P2[4]-BG + 0.0	P2[4]-BG + 0.048	v
-	ReiLo = $P2[4]-P2[6]$ ($P2[4] = Vdd/2, P2[6] = 1.3V$) Ref Control Power = High	P2[4]-P2[6] - 0.042	P24-P26 + 0.0	P2[4]-P2[6] + 0.042	v
		٢2[4]-٢2[0] - 0.042	F 24-F 20 + 0.0	F2[4]-F2[0] + 0.042	v

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.

Symbol	Description	Min	Тур	Мах	Units			
-	$AGND = Vdd/2^a$							
	CT Block Power = High	Vdd/2 - 0.017	Vdd/2 - 0.0	Vdd/2 + 0.017	V			
Ι	AGND = 2*BandGap ^a	Not Allowed						
	CT Block Power = High	Not Allowed						
-	AGND = P2[4] (P2[4] = Vdd/2)							
	CT Block Power = High	P24 - 0.009	P24 + 0.0	P24 + 0.009	V			
-	AGND = BandGap ^a							
	CT Block Power = High	BG- 0.009	BG	BG+0.009	V			
-	AGND = 1.6*BandGap ^a							
	CT Block Power = High	1.6*BG- 0.018	1.6*BG	1.6*BG+0.018	V			
-	AGND Column to Column Variation (AGND=Vdd/2) ^a							
	CT Block Power = High	-0.034	0.000	0.034	mV			
-	RefHi = Vdd/2 + BandGap							
	Ref Control Power = High	Not Allowed						
-	RefHi = 3*BandGap							
	Ref Control Power = High	Not Allowed						
-	RefHi = 2*BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed						
	Ref Control Power = High	Not Allowed						
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed						
	Ref Control Power = High	Not Allowed						
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)							
	Ref Control Power = High	P2[4]+P2[6] - 0.042	P2[4]+P2[6] - 0.0	P2[4]+P2[6]+ 0.042	V			
-	RefHi = 2*BandGap							
	Ref Control Power = High	2*BG - 0.053	2*BG	2*BG + 0.053	V			
-	RefHi = 3.2*BandGap	Not Allowed						
	Ref Control Power = High							
-	RefLo = Vdd/2 - BandGap	Not Allowed						
	Ref Control Power = High							
-	RefLo = BandGap	Not Allowed	Not Allowed					
	Ref Control Power = High							
-	RefLo = 2*BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed						
	Ref Control Power = High							
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	Not Allowed						
	Ref Control Power = High RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)							
-		D2[4] D2[6] 0.026	P24-P26 + 0.0		V			
	Ref Control Power = High	P2[4]-P2[6] - 0.036	P24-P26 + 0.0	P2[4]-P2[6] + 0.036	v			

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is $1.3V \pm 0.02V$.

3.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-13. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	-	12.24	-	kΩ	
C _{SC}	Capacitor Unit Value (Switch Cap)	-	80	-	fF	

3.3.8 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-14. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VIPOR	Vdd Value for IPOR Trip	1.60	1.90	2.30	V	
	Vdd Value for PPOR Trip (positive ramp)					
V _{PPOR0R}	PORLEV[1:0]=00b		2.908		V	
V _{PPOR1R}	PORLEV[1:0]=01b	-	4.394	-	V	
V _{PPOR2R}	PORLEV[1:0]=10b		4.548		V	
	Vdd Value for PPOR Trip (negative ramp)					
V _{PPOR0}	PORLEV[1:0]=00b		2.816		V	
V _{PPOR1}	PORLEV[1:0]=01b	-	4.394	-	V	
V _{PPOR2}	PORLEV[1:0]=10b		4.548		V	
	PPOR Hysteresis					
V _{PH0}	PORLEV[1:0]=00b	-	92	-	mV	
V _{PH1}	PORLEV[1:0]=01b	-	0	-	mV	
V _{PH2}	PORLEV[1:0]=10b	-	0	-	mV	
	Vdd Value for LVD Trip					
V _{LVD0}	VM[2:0]=000b	2.863	2.921	2.979 ^a	V	
V _{LVD1}	VM[2:0]=001b	2.963	3.023	3.083	V	
V _{LVD2}	VM[2:0]=010b	3.070	3.133	3.196	V	
V _{LVD3}	VM[2:0]=011b	3.920	4.00	4.080	V	
V _{LVD4}	VM[2:0]=100b	4.393	4.483	4.573	V	
V _{LVD5}	VM[2:0]=101b	4.550	4.643	4.736 ^b	V V	
V _{LVD6}	VM[2:0]=110b	4.632	4.727	4.822	v	
V _{LVD7}	VM[2:0]=111b	4.718	4.814	4.910	v	
	Vdd Value for PUMP Trip					
V _{PUMP0}	VM[2:0]=000b	2.963	3.023	3.083	V	
V _{PUMP1}	VM[2:0]=001b	3.033	3.095	3.157	V	
V _{PUMP2}	VM[2:0]=010b	3.185	3.250	3.315	V	
V _{PUMP3}	VM[2:0]=011b	4.110	4.194	4.278	V	
V _{PUMP4}	VM[2:0]=100b	4.550	4.643	4.736	V V	
V _{PUMP5}	VM[2:0]=101b	4.632	4.727	4.822	v	
V _{PUMP6}	VM[2:0]=110b	4.719	4.815	4.911	v	
V _{PUMP7}	VM[2:0]=111b	4.900	5.000	5.100	V	

a. Always greater than 50 mV above PPOR (PORLEV=00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV=10) for falling supply.

3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-15. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I _{CCP}	Supply Current During Programming or Verify	-	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.2	-	-	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss+0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	-	-	-	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^a	1,800,000	-	-	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (and so forth to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

The PSoC devices use an adaptive algorithm to enhance endurance over the industrial temperature range (-40°C to +85°C ambient). Any temperature range within a 50°C span between 0°C and 85°C is considered constant with respect to endurance enhancements. For instance, if room temperature (25°C) is the nominal operating temperature, then the range from 0°C to 50°C can be approximated by the constant value 25 and a temperature sensor is not needed.

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

3.4 AC Electrical Characteristics

3.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO}	Internal Main Oscillator Frequency	23.4	24	24.6 ^{a,c}	MHz	Trimmed. Utilizing factory trim values.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^{a,b}	MHz	
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^{a,b,d}	MHz	Refer to the AC Digital Block Specifica- tions below.
F _{24M}	Digital PSoC Block Frequency	0	24	24.6 ^{b,e,d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F _{32K2}	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{PLL}	PLL Frequency	-	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	600	-		ps	
T _{PLLSLEW}	PLL Lock Time	0.5	-	10	ms	
T _{PLLSLEWLOW}	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T _{OS}	External Crystal Oscillator Startup to 1%	-	250	500	ms	
T _{OSACC}	External Crystal Oscillator Startup to 100 ppm	-	300	600 ^f	ms	
Jitter32k	32 kHz Period Jitter	-	100		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{a,c}	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μs	

a. 4.75V < Vdd < 5.25V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V.

d. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for User Modules.

e. 3.0V < 5.25V.

f. The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{osacc} period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. $3.0V \le Vdd \le 5.5V$, -40 °C $\le T_A \le 85$ °C.




Figure 3-2. PLL Lock Timing Diagram




Figure 3-3. PLL Lock for Low Gain Setting Timing Diagram




Figure 3-4. External Crystal Oscillator Startup Timing Diagram




Figure 3-5. 24 MHz Period Jitter (IMO) Timing Diagram




Figure 3-6. 32 kHz Period Jitter (ECO) Timing Diagram

3.4.2 AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-17. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	12	MHz	
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.5V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.5V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	-	ns	Vdd = 3 to 5.5V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.5V, 10% - 90%




Figure 3-7. GPIO Timing Diagram

3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Symbol	Description	Min	Тур	Мах	Units	Notes
T _{ROA}	Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low			3.9		medium power and high opamp bias levels
		-	-	3.9	μs	are between low and high power levels.
	Power = Low, Opamp Bias = High Power = Medium	-			μs	
		-		0.70	μs	
	Power = Medium, Opamp Bias = High	-	-	0.72	μs	
	Power = High	-		0.62	μs	
<u>т</u>	Power = High, Opamp Bias = High Falling Settling Time to 0.1% for a 1V Step (10 pF load,	-	-	0.62	μs	Creation maximums for law pawer and
T _{SOA}	Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	-	-	5.9	μs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High	-			μs	are between low and high power levels.
	Power = Medium	-			μs	
	Power = Medium, Opamp Bias = High	-	-	0.92	μs	
	Power = High	-			μs	
	Power = High, Opamp Bias = High	-	-	0.72	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					Specification minimums for low power and high opamp bias, medium power, and
	Power = Low	0.15	-		V/µs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/µs	are between low and high power levels.
	Power = Medium				V/µs	
	Power = Medium, Opamp Bias = High	1.7	-		V/µs	
	Power = High				V/µs	
	Power = High, Opamp Bias = High	6.5	-		V/µs	
SR _{FOA}	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					Specification minimums for low power and high opamp bias, medium power, and
	Power = Low	0.01	-		V/µs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/µs	are between low and high power levels.
	Power = Medium				V/µs	
	Power = Medium, Opamp Bias = High	0.5	-		V/µs	
	Power = High				V/µs	
	Power = High, Opamp Bias = High	4.0	-		V/µs	
BW _{OA}	Gain Bandwidth Product					Specification minimums for low power and
	Power = Low	0.75	-		MHz	high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				MHz	are between low and high power levels.
	Power = Medium				MHz	
	Power = Medium, Opamp Bias = High	3.1	-		MHz	
	Power = High				MHz	
	Power = High, Opamp Bias = High	5.4	-		MHz	
E _{NOA}	Noise at 1 kHz	-	200	-	nV/rt-Hz	

Table 3-19. 3.3V AC Operational Amplifier Specification

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)					Specification maximums for low power and
	Power = Low			3.92		high opamp bias, medium power, and medium power and high opamp bias levels
	Power = Low Power = Low, Opamp Bias = High		-	5.92	μs μs	are between low and high power levels.
	Power = Low, Opanip Blas = Fight				μs μs	
	Power = Medium, Opamp Bias = High	_		0.72	μs μs	
	Power = High (3.3 Volt High Bias Operation not supported)			0.72	μs μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power,	_		_	μο	
	High Opamp Bias not supported)	-	-	-	μs	
T _{SOA}	Falling Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	-	-	5.41	μs	medium power and high opamp bias levels are between low and high power levels.
	Power = Low, Opamp Bias = High	-			μs	are between low and high power levels.
	Power = Medium	-			μs	
	Power = Medium, Opamp Bias = High	-	-	0.72	μs	
	Power = High (3.3 Volt High Bias Operation not supported)	-	-	-	μs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	-	-	-	μs	
SR _{ROA}	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					Specification minimums for low power and high opamp bias, medium power, and
	Power = Low	0.31	-		V/µs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/µs	are between low and high power levels.
	Power = Medium				V/µs	
	Power = Medium, Opamp Bias = High	2.7	-		V/µs	
	Power = High (3.3 Volt High Bias Operation not supported)	-	-	-	V/µs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	_	_	V/µs	
SR _{FOA}	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					Specification minimums for low power and high opamp bias, medium power, and
	Power = Low	0.24	-		V/µs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High				V/µs	are between low and high power levels.
	Power = Medium				V/µs	
	Power = Medium, Opamp Bias = High	1.8	-		V/µs	
	Power = High (3.3 Volt High Bias Operation not supported)	-	-	-	V/µs	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	_	-	_	V/µs	
BW _{OA}	Gain Bandwidth Product					Specification minimums for low power and
	Power = Low	0.67	-		MHz	high opamp bias, medium power, and
	Power = Low, Opamp Bias = High				MHz	medium power and high opamp bias levels are between low and high power levels.
	Power = Medium				MHz	
	Power = Medium, Opamp Bias = High	2.8	-		MHz	
	Power = High (3.3 Volt High Bias Operation not supported)	-	-	-	MHz	
	Power = High, Opamp Bias = High (3.3 Volt High Power, High Opamp Bias not supported)	-	-	-	MHz	
E _{NOA}	Noise at 1 kHz (Turbo Medium)	-	200	-	nV/rt-Hz	

3.4.4 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-20. AC Digit	al Block Specifications
----------------------	-------------------------

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			48		4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24		3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50 ^a	-	-	ns	
	Maximum Frequency, No Capture	-	-	48	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24	MHz	
Counter	Enable Pulse Width	50 ^a	-	-	ns	
	Maximum Frequency, No Enable Input	-	-	48	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	-	24	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 ^a	-	-	ns	
	Disable Mode	50 ^a	-	-	ns	
	Maximum Frequency	-	-	48	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	48	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8	MHz	
SPIS	Maximum Input Clock Frequency	-	-	4	ns	
	Width of SS_Negated Between Transmissions	50 ^a	-	-	ns	
Transmitter	Maximum Input Clock Frequency	-	-	16	MHz	
Receiver	Maximum Input Clock Frequency	-	16	48	MHz	4.75V < Vdd < 5.25V.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	4	μs	
	Power = High	-	-	4	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.4	μs	
	Power = High	-	-	3.4	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/µs	
	Power = High	0.5	-	-	V/µs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.55	-	-	V/µs	
	Power = High	0.55	-	-	V/µs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	0.8	-	-	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	300	-	-	kHz	
	Power = High	300	-	-	kHz	

Table 3-22. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	4.7	μs	
	Power = High	-	-	4.7	μs	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	4	μs	
	Power = High	-	-	4	μs	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	.36	-	-	V/µs	
	Power = High	.36	-	-	V/µs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	.4	-	-	V/µs	
	Power = High	.4	-	-	V/µs	
BW _{OB}	Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load					
	Power = Low	0.7	-	-	MHz	
	Power = High	0.7	-	-	MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	200	-	-	kHz	
	Power = High	200	-	-	kHz	

3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-23. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0	-	24.24	MHz	
-	High Period	20.6	-	-	ns	
-	Low Period	20.6	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

Table 3-24. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1 ^a	0	-	12	MHz	
FOSCEXT	Frequency with CPU Clock divide by 2 or greater ^b	0	-	24	MHz	
-	High Period with CPU Clock divide by 1	41.7	-	-	ns	
-	Low Period with CPU Clock divide by 1	41.7	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-25. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	-	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	-	15	-	ms	
T _{WRITE}	Flash Block Write Time	-	30	-	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	

3.4.8 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-26. AC Characteristics of the I²C SDA and SCL Pins

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	-	0.6	-	μs	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μs	
T _{HDDATI2C}	Data Hold Time	0	-	0	-	μs	
T _{SUDATI2C}	Data Set-up Time	250	-	100 ^a	-	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	-	0.6	-	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input fil- ter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Figure 3-8. Definition for Timing for Fast/Standard Mode on the I²C Bus



4.1 Packaging Dimensions

This chapter illustrates the packaging specifications for the CY8C27x66 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.




Figure 4-1. 28-Lead (300-Mil) Molded DIP




Figure 4-2. 28-Lead (210-Mil) SSOP







Figure 4-4. 48-Lead (300-Mil) SSOP



DIMENSIONS IN mm <u>MIN.</u>







4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical θ
28 PDIP	69 °C/W
28 SSOP	96 °C/W
44 TQFP	60 °C/W
48 SSOP	69 °C/W
48 MLF	28 °C/W
100 TQFP	48 °C/W

4.3 Capacitance on Crystal Pins

Package	Package Capacitance
28 PDIP	3.5 pF
28 SSOP	2.8 pF
44 TQFP	2.6 pF
48 SSOP	3.3 pF
48 MLF	1.8 pF
100 TQFP	3.1 pF




The following table lists the CY8C27x66 PSoC Device family's key package features and ordering codes.

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital PSoC Blocks (Rows of 4)	Analog PSoC Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
28 Pin (300 Mil) DIP	CY8C27466-24PXI	32	2K	Yes	-40 ^o C to +85 ^o C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP	CY8C27466-24PVXI	32	2K	Yes	-40 ⁰ C to +85 ⁰ C	8	12	24	12	4	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C27466-24PVXIT	32	2K	Yes	-40 ⁰ C to +85 ⁰ C	8	12	24	12	4	Yes
44 Pin TQFP	CY8C27566-24AXI	32	2K	Yes	-40 ⁰ C to +85 ⁰ C	8	12	40	12	4	Yes
44 Pin TQFP (Tape and Reel)	CY8C27566-24AXIT	32	2K	Yes	-40 ⁰ C to +85 ⁰ C	8	12	40	12	4	Yes
48 Pin (300 Mil) SSOP	CY8C27666-24PVXI	32	2K	Yes	-40 ^o C to +85 ^o C	8	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8C27666-24PVXIT	32	2K	Yes	-40 ^o C to +85 ^o C	8	12	44	12	4	Yes
48 Pin MLF	CY8C27666-24LFXI	32	2K	Yes	-40 ^o C to +85 ^o C	8	12	44	12	4	Yes
100 Pin TQFP	CY8C27866-24AXI	32	2K	Yes	-40 ^o C to +85 ^o C	8	12	64	12	4	Yes

 Table 5-1. CY8C27x66 PSoC Device Family Key Features and Ordering Information

5.1 Ordering Code Definitions



6. Sales and Service Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

Cypress MicroSystems

2700 162nd Street SW Building D Lynnwood, WA 98037

Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information – http://www.cypress.com Sales – http://www.cypress.com/aboutus/sales_locations.cfm Technical Support – http://www.cypress.com/support/login.cfm

6.1 **Revision History**

Table 6-1. CY8C27x66 Data Sheet Revision History

Document Title: CY8C27466, CY8C27566, CY8C27666, and CY8C27866 PSoC™ Mixed Signal Array Preliminary Data Sheet							
Document Number: 38-12019							
Revision	ECN #	Issue Date	Origin of Change	Description of Change			
**	133204	02/09/2004	SFV	New silicon and document (Revision **).			
*A	209441	03/15/2004	SFV	Changed block diagram on first page to match feature set description.			
Distribution: External/Public Posting: None							

6.2 Copyrights

© Cypress MicroSystems, Inc. 2004. All rights reserved. PSoC[™] (Programmable System-on-Chip[™]) is a trademark of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems' products in life-support system applications implies that the manufacturer assumes all risk of such use and in doing so, indemnifies Cypress MicroSystems against all charges.