



20-output, 200-MHz Zero Delay Buffer

Features


- 335 ps max Total Timing Budget™ (TTB)™ window
- 2.5V or 3.3V outputs
- 20 LVCMOS outputs
- 50 MHz to 200 MHz output frequency
- 50 MHz to 200 MHz input frequency
- Integrated phase-locked loop (PLL) with lock indicator
- Spread Aware™—designed to work with SSFTG reference signals
- 3.3V core power supply
- Available in 48-pin TSSOP and QFN packages

Description


The CY23020-1-1 is a high-performance 200-MHz PLL-based zero delay buffer designed for high-speed clock distribution applications. The device features a guaranteed TTB window specifying all occurrences of output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input edge rate, and process.

The CY23020-1 outputs are three-state when S1 = S2 = 0 for reduced power. When S1 = 1 and S2 = 0 the PLL is bypassed and the CY23020-1 functions as a fan-out buffer.

Block Diagram




Pin Configurations



48-pin TSSOP

48-pin QFN



**Pin Definitions<sup>[2]</sup>**

Pin Name	Pin No.		Pin Type	Pin Description
	TSSOP	QFN		
REF+ REF-	45 46	39 40	I	<b>Reference Inputs:</b> Output signals are synchronized to the crossing point of REF+ and REF- signals. Therefore REF- must be tied to VREF as defined in the DC characteristics table. In DC mode, the REF+/REF- inputs must be held at opposite logical states. For optimal performance, the impedances seen by these two inputs must be equal.
FBIN+ FBIN-	4 3	46 45	I	<b>Feedback Inputs:</b> Input FBIN+ must be fed by one of the outputs to ensure proper functionality. If the trace between FBIN+ and FBOUT is equal in length to the traces between the outputs and the signal destinations, then the signals received at the destinations will be synchronized to the clock signal at REF+ input. FBIN- must be tied to VREF as defined in the DC characteristics table. In DC mode, FBIN+/FBIN- inputs must be held at opposite logical states. For best performance, the impedances seen by these two inputs must be equal.
FBOUT	6	48	O	<b>Feedback Output:</b> In order to complete the phase locked loop, an output must be connected back to the FBIN+ pin. Any of the outputs may actually be used as the feedback source.
Q1:19	7, 9, 10, 12, 13, 15, 16, 18, 19, 30, 31, 33, 34, 36, 37, 39, 40, 42, 43	1,3,4,6,7,9,1 0,12,13,24,2 5,27,28,30,3 1,33,34,36,3 7	O	<b>Outputs:</b> Refer to <i>Tables 1–4</i> for the configuration of these outputs.
RANGE <sup>1</sup>	24	18	I	<b>Frequency Range Selection Input:</b> To determine the correct connection for this pin, refer to <i>Table 2</i> . This should be a static input
LOCK	1	43	O	<b>PLL Locked Output:</b> When this output is HIGH, the PLL in the CY23020-1 is in steady state operation mode (Locked). When this signal is LOW, the PLL is in the process of locking onto the reference signal.
S1:2	22, 21	16,15	I	<b>Output/PLL Enable Selection bits:</b> To determine appropriate settings, refer to <i>Table 1</i> .
VDD		5,11,26, 32	P	<b>Power Connection</b>
VDDC	27, 48	21, 42	P	<b>Analog Power Connection:</b> Connect to 3.3V.
GNDC	28, 47		G	<b>Analog Ground Connection:</b> Connect to common system ground plane.
VDD	5, 11, 17, 32, 38, 44	38,47	P	<b>Output Buffer Power Connections:</b> Connect to 2.5 or 3.3V, whichever is to be the reference for the output signals.
GND	8, 14, 20, 25, 29, 35, 41	19	G	<b>Ground Connections:</b> Connect to common system ground plane.
VSS		2,8,14,23,29 ,35	G	<b>Ground Connections</b>
VSSC		22,41	G	<b>Ground Connections</b>
MUL <sup>[1]</sup>	23	17	I	<b>Multiplication Factor Select:</b> When set HIGH, the outputs will run at twice the speed of the reference signal. This should be a static input
C1 <sup>[1]</sup>	26	20	I	<b>Output Configuration Bit:</b> Establishes either 2.5V or 3.3V Full Swing Operation. To determine appropriate setting, refer to <i>Table 3</i> . This should be a static input
NC	2	44	NC	<b>Do Not Connect:</b> This pin must be left floating. This pin is used by the factory for testing purposes.

**Note:**

1. RANGE and MUL have a ~100k pull-down. C1 has a 50k pull-down. These inputs (RANGE, MUL, C1) are static.
2. There are no power-up sequence requirements on the power supply pins of the CY23020-1.

**Table 1. Output Configuration**

S1	S2	Qx source	PLL
0	0	Three-state	Shutdown
0	1	Reserved	
1	0	Reference input	Shutdown
1	1	PLL output	Active

**Table 2. Frequency Range Setting**

Range	Output Frequency Range
0	50–100 MHz
1	100–200 MHz

**Table 3. Output Configuration Setting**

C1	Output Type
0	3.3V Full swing
1	2.5V Full swing

**Table 4. Frequency Multiplication Table**

MUL	Output Frequency
0	$F_{OUT} = F_{REF}$
1	$F_{OUT} = F_{REF} \times 2$

### Spread Aware

Many systems are designed to utilize Spread Spectrum Modulation clock technology. This technology is used to dramatically reduce Electro Magnetic Interference (EMI) in digital systems. Cypress has pioneered SSFTG development, and this product is designed to pass any SSFTG modulation that is present on the REF+ pin to its output clock signals. This capability also enhances the part to produce clocks with significantly smaller jitter and tracking skew on its output clocks. This is especially beneficial in systems that have downstream PLLs present.

For more details on Spread Spectrum timing technology, please see the Cypress application note titled, “EMI Suppression Techniques with Spread Spectrum Frequency Timing Generator (SSFTG) ICs.”

### How to Implement Zero Delay

Typically, zero delay buffers (ZDBs) multiply (fan-out) single clock signals quantity while simultaneously reducing or mitigating the time delay associated with passing the clock through a buffering device. In many cases the output clock is

adjusted, in phase, to occur later or more often before the device’s input clock to compensate for a design’s physical delay inadequacies. Most commonly this is done using a simple PCB trace as a time delay element. The longer the trace the earlier the output clock edges occur with respect to the reference input clock edges.


In this way such effects as undesired transit time of a clock signal across a PCB can be compensated for.

### Inserting Other Devices in Feedback Path


Due to the fact that the device has an external feedback path the user has a wide range of control over its output to input skewing effect. One of these is to be able to synchronize the outputs of an external clock that is resultant from any of the output clocks. This implementation can be applied to any device (ASIC, multiple output clock buffer/driver, etc.) which is put into the feedback path.


Referring to *Figure 1*, if the traces between the ASIC/buffer and the destination of the clock signal(s) (A) are equal in length to the trace between the buffer and the FBIN pin (B), the signals at the destination device(s) (C) will be driven high at the same time the Reference clock provided to the ZDB goes high. Synchronizing the other outputs of the ZDB to the outputs from the ASIC/Buffer is more complex however, as any propagation delay in the ASIC/Buffer must be accounted for.

There are constraints when inserting other devices. If the devices contain Phase-Locked Loops (PLLs) or excessively long delay times they can easily cause the overall clocking system to become unstable as the components interact. For these designs it is advisable to contact Cypress for applications support.


**Figure 1. Output Buffer in the Feedback Path**

### Component Characterization Set-up


**Figure 2. Termination Networks**



**Figure 3. Establishing Reference Voltages**

The CY23020-1 uses a differential input receiver to increase its rejection of common mode input noise and thus increase device performance. To ensure that any noise appears equally on both the REF- and REF+ pins, it is necessary to match the external impedance and circuitry seen at these pins. *Figure 3* shows how this may be accomplished. The reference voltage,  $V_{REF}$  can be generated by a resistor divider from a power supply. This potential will adjust the FBIN+ input's triggering

threshold. The reference voltage should be well bypassed so as to not introduce any single ended noise to the device. Note that the impedance (50 ohms) is also matched to the FBIN+ line. The 50 ohm resistor is used to create a "like" load on the REF- input clock signal and matches the 50-ohm source impedance of the REF+ input signal. If the input impedance is significantly different than 50 ohms, the reference resistor should be adjusted accordingly.

### Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other condi-

tions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Test Conditions	Unit
$V_{DD}$	Voltage on any $V_{DD}$ pin with respect to GND	-0.5 to +5.0	V
$V_{IN}$	Voltage on any input pin with respect to GND	-0.5 to $V_{DD} + 0.5$	V
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_A$	Operation Temperature (TSSOP)	0 to +70	°C
	Operation Temperature (QFN)	-40 to +85	°C
$T_J$	Junction Temperature	+150 max	°C
$P_D$	Package Power Dissipation (TSSOP)	1	W

### Full Swing DC Electrical Characteristics $V_{DDC} = 3.3V \pm 5\%$ , $V_{DD} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IH}$	REF+, FBIN+ Inputs only		2.0			V
$V_{IL}$	REF+, FBIN+ Inputs only				0.8	V
$V_{IH}$	Logic Inputs only		$0.7 \times V_{DDC}$			V
$V_{IL}$	Logic Inputs only				$0.3 \times V_{DDC}$	V
$I_{IH}$	Output Current in HIGH state	$V_{IN} = V_{DD}$ , (MUL, C1, and RANGE)			100	$\mu A$
		$V_{IN} = V_{DD}$ , (REF±, FBINx, S1, S2)			10	
$I_{IL}$	Output Current in LOW state	$V_{IN} = 0V$			10	$\mu A$
$I_{PD}$	Power-down Current	PLL disable mode, S1:S2 = 0			100	$\mu A$
$C_{IN}$	Input Capacitance			5		pF

### 2.5V Full Swing DC Electrical Characteristics $V_{DDC} = 3.3V \pm 5\%$ , $V_{DD} = 2.5V \pm 5\%$

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$I_{DD}$	Supply Current	Unloaded, 200 MHz			225	mA
$I_{OH}$	Output Current in HIGH State	Measured at pin, no load network, $V_{OH} = V_{DD} - 0.35V$			-14	mA
$I_{OL}$	Output Current in LOW State	Measured at pin, no load network, $V_{OL} = 0.35V$	14			mA
$V_{REF}$	External Reference Voltage	Single-ended inputs, see <i>Figure 3</i>	1.19		1.50	V

### 3.3V Full Swing DC Electrical Characteristics $V_{DDC} = 3.3V \pm 5\%$ , $V_{DD} = 3.3V \pm 5\%$

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$I_{DD}$	Supply Current	Unloaded, 200 MHz			240	mA
$I_{OH}$	Output Current in HIGH State	measured at pin, no load network, $V_{OH} = 2.4V$			-18	mA
$I_{OL}$	Output Current in LOW State	measured at pin, no load network, $V_{OL} = 0.4V$	14			mA
$V_{REF}$	External Reference Voltage	Single-ended inputs, see <i>Figure 3</i>	$0.34 \times V_{DD}$		$0.46 \times V_{DD}$	V

**Full Swing AC Electrical Characteristics**  $V_{DDC} = 3.3V \pm 5\%$ ,  $V_{DD} = 2.5V \pm 5\%$  or  $V_{DD} = 3.3V \pm 5\%$ ,  
 Load: (See term. diagram,  $C_L = 5$  pF) **TSSOP Package**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$F_{IN}$	Input Frequency		50		200	MHz
$F_{OUT}$	Output Frequency		50		200	MHz
$t_{ISR}$	Input Slew Rate (+ or -)	Measured between 20% and 80% of input swing	1		6.5	V/ns
$t_R$	Output Rise Rate	Measured between 20% and 80% of output swing	1		6.5	V/ns
$t_F$	Output Fall Rate	Measured between 80% and 20% of output swing	1		6.5	V/ns
$t_{IDC}$	Input Duty Cycle	Tested at 50% swing	40		60	%
$t_D$	Output Duty Cycle	Measured at $V_{DD}/2$ , $F_{OUT} < 167$ MHz	45		55	%
		Measured at $V_{DD}/2$ , $F_{OUT} > 167$ MHz	43		57	
$t_{PD}$	REF-FBIN skew	$F_{out} = F_{ref}$ , $V_{DD} = 2.5V$	-175		175	ps
		$F_{out} = F_{ref}$ , $V_{DD} = 3.3V$	-175		225	
$t_{PD2}$	REF-FBIN skew	$F_{out} = F_{ref} \times 2$ , $V_{DD} = 2.5V$	-175		175	ps
		$F_{out} = F_{ref} \times 2$ , $V_{DD} = 3.3V$	-225		225	
$t_{SK}$	Output-Output Skew				85	ps
$t_{TB}$	Total Timing Budget window <sup>[3, 4]</sup>	Refin to any output, $F_{out} = F_{ref}$			335	ps
		Refin to any output, $F_{out} = F_{ref} \times 2$			385	ps
$t_{JC}$	Peak Cycle-Cycle Jitter (1000 cycles max)	All outputs active, $F_{out} = F_{ref}$			95	ps
$t_{JC\_RMS}$	RMS Cycle-Cycle Jitter	All outputs active, $F_{out} = F_{ref}$			15	ps
$t_{JP}$	Period Jitter p-p	All outputs active, $F_{out} = F_{ref}$			95	ps
$t_{JP\_RMS}$	RMS Period Jitter	All outputs active, $F_{out} = F_{ref}$			15	ps
$t_{JL}$	I/O Phase Jitter p-p	All outputs active, $F_{out} = F_{ref}$			150	ps
$t_{JLRMS}$	RMS I/O Phase Jitter	All outputs active, $F_{out} = F_{ref}$			30	ps
$t_{JC2}$	Peak Cycle-Cycle Jitter (1000 cycles max)	All outputs active, $F_{out} = F_{ref} \times 2$			145	ps
$t_{JCRMS2}$	RMS Cycle-Cycle Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			25	ps
$t_{JP2}$	Period Jitter p-p	All outputs active, $F_{out} = F_{ref} \times 2$			150	ps
$t_{JPRMS2}$	RMS Period Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			40	ps
$t_{JL2}$	I/O Phase Jitter p-p	All outputs active, $F_{out} = F_{ref} \times 2$			150	ps
$t_{JLRMS2}$	RMS I/O Phase Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			30	ps
PSRR (Core)	I/O Phase Jitter Sensitivity to Power Supply Variations	$1V_{pp}$ modulation of 10 kHz–10MHz		300		$\frac{ps_{pp}}{V}$
PSRR (Output)	I/O Phase Jitter Sensitivity to Power Supply Variations	$1V_{pp}$ modulation of 10 kHz–10MHz		700		$\frac{ps_{pp}}{V}$
$t_{LOCK}$	Power-up lock time				1	ms
$t_{PWD}$	Power-down time				1	ms
$t_{TSK}$	Spread Spectrum Tracking skew				100	ps

**Notes:**


- $MAX(T_{PD\_MAX} - T_{PD\_MIN}, T_{PD\_MAX} \cdot (-1) \cdot T_{PD\_MIN})$  where  $T_{PD\_MAX}$  is the longest delay of refin to any output measured over at least 1000 cycles and  $T_{PD\_MIN}$  is the minimum (may be negative) delay observed over all outputs over at least 1000 cycles.
- Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect this parameter.

**Full Swing AC Electrical Characteristics**  $V_{DDC} = 3.3V \pm 5\%$ ,  $V_{DD} = 2.5V \pm 5\%$  or  $V_{DD} = 3.3V \pm 5\%$ ,  
 Load: (See term. diagram,  $C_L = 5$  pf) **QFN Package**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$F_{IN}$	Input Frequency		50		200	MHz
$F_{OUT}$	Output Frequency		50		200	MHz
$t_{ISR}$	Input Slew Rate (+ or -)	Measured between 20% and 80% of input swing	1		6.5	V/ns
$t_R$	Output Rise Rate	Measured between 20% and 80% of output swing	1		6.5	V/ns
$t_F$	Output Fall Rate	Measured between 80% and 20% of output swing	1		6.5	V/ns
$t_{IDC}$	Input Duty Cycle	Tested at 50% swing	40		60	%
$t_D$	Output Duty Cycle	Measured at $V_{DD}/2$	45		55	%
$t_{PD}$	REF-FBIN skew	$F_{out} = F_{ref}$ , $V_{DD} = 2.5V$	-175		175	ps
		$F_{out} = F_{ref}$ , $V_{DD} = 3.3V$	-100		175	
$t_{PD2}$	REF-FBIN skew	$F_{out} = F_{ref} \times 2$ , $V_{DD} = 2.5V$	-175		175	ps
		$F_{out} = F_{ref} \times 2$ , $V_{DD} = 3.3V$	-150		175	
$t_{SK}$	Output-Output Skew				85	ps
$t_{TB}$	Total Timing Budget window <sup>[3,4]</sup>	Refin to any output, $F_{out} = F_{ref}$			335	ps
		All outputs active, $F_{out} = F_{ref} \times 2$			385	ps
$t_{JC}$	Peak Cycle-Cycle Jitter (1000 cycles max)	All outputs active, $F_{out} = F_{ref}$			95	ps
$t_{JC\_RMS}$	RMS Cycle-Cycle Jitter	All outputs active, $F_{out} = F_{ref}$			12	ps
$t_{JP}$	Period Jitter p-p	All outputs active, $F_{out} = F_{ref}$			95	ps
$t_{JP\_RMS}$	RMS Period Jitter	All outputs active, $F_{out} = F_{ref}$			17	ps
$t_{JL}$	I/O Phase Jitter p-p	All outputs active, $F_{out} = F_{ref}$			170	ps
$t_{JLRMS}$	RMS I/O Phase Jitter	All outputs active, $F_{out} = F_{ref}$			22	ps
$t_{JC2}$	Peak Cycle-Cycle Jitter (1000 cycles max)	All outputs active, $F_{out} = F_{ref} \times 2$			145	ps
$t_{JCRMS2}$	RMS Cycle-Cycle Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			24	ps
$t_{JP2}$	Period Jitter p-p	All outputs active, $F_{out} = F_{ref} \times 2$			170	ps
$t_{JPRMS2}$	RMS Period Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			28	ps
$t_{JL2}$	I/O Phase Jitter p-p	All outputs active, $F_{out} = F_{ref} \times 2$			170	ps
$t_{JLRMS2}$	RMS I/O Phase Jitter	All outputs active, $F_{out} = F_{ref} \times 2$			28	ps
PSRR (Core)	I/O Phase Jitter Sensitivity to Power Supply Variations	$1V_{pp}$ modulation of 10 kHz–10MHz		300		$\frac{ps_{pp}}{V}$
PSRR (Output)	I/O Phase Jitter Sensitivity to Power Supply Variations	$1V_{pp}$ modulation of 10 kHz–10MHz		700		$\frac{ps_{pp}}{V}$
$t_{LOCK}$	Power-up lock time				1	ms
$t_{PWD}$	Power-down time				1	ms
$t_{TSK}$	Spread Spectrum Tracking skew				100	ps

**Ordering Information**

Base Part #	Package	Temperature Range
CY23020ZC-1	48-pin TSSOP <sup>[5]</sup>	Commercial, 0°C to +70°C
CY23020ZC-1T	48-pin TSSOP—Tape and Reel	Commercial, 0°C to +70°C
CY23020LFI-1	48-pin QFN	Industrial, -40°C to +85°C
CY23020LFI-1T	48-pin QFN—Tape and Reel	Industrial, -40°C to +85°C


**Package Diagrams**
**48-Lead Thin Shrunken Small Outline Package, Type II (6 mm x 12 mm) Z48**


51-85059-B


**Note:**

- Theta J = 95° C/W for TSSOP package.




**Package Diagrams (continued)**
**48-Lead QFN (7x7 mm) LF48**


TOP VIEW



SIDE VIEW



BOTTOM VIEW

 DIMENSIONS IN mm MIN.  
MAX.

51-85152-\*A

Spread Aware, Total Timing Budget, and TTB are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document Title: CY23020-1 20-output, 200-MHz Zero Delay Buffer  
Document Number: 38-07120

REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	109287	10/30/01	SZV	New Data Sheet
*A	113758	07/22/02	CTK	Updated to reflect latest characteristics data
*B	118945	11/06/02	HWT	Added the QFN Package in this device