

The CS3710 32 QAM modulator core provides a complete baseband solution for broadband data transmission. This application specific silicon core has been developed to provide an efficient and highly optimized solution for wireless data networks. Combined with the CS3810 32 QAM demodulator core, data transmission speeds of up to 155Mbps can be achieved at low error rates. The CS3710 is suited for application areas such as point to point WLAN, Metropolitan Area Network, wireless VPN and other data, voice and video applications. This core combines easily with the CS5200 series of AES cryptography cores to create secure high speed data links.

The CS3710 can accept a continuous stream of user input data and modulate it to a spectrally shaped 32QAM constellation, suitable for wireless transmission. Error resilience is provided using a concatenated forward error correction (FEC) scheme including Reed-Solomon coding, interleaving and convolutional coding to provide low BER at the receiver. The core parameters may be set using an integrated microprocessor interface. This same interface may also be used to read back the core parameter settings at any particular time.




Figure 1: Block Diagram of CS3710/CS3810 Broadband Wireless Modulation/Demodulation Cores

FEATURES

- Fully integrated modulator supports transmission of voice, data and video up to 155Mbps
- Continuous mode operation
- 32 QAM modulation
- Available on FPGA implementation
- Parallel microprocessor interface (Motorola style)
- Built in PN data generator
- Built in SSB tone generator
- Concatenated Convolutional and Reed Solomon coded error protection
- Separate I-Q outputs
- Transmitter clock may be slaved to CS3810
 32 QAM demodulator recovered clock
- Internal byte clock to symbol clock conversion

APPLICATIONS

- Wireless Metropolitan Area Network
- Wireless LAN
- ♦ Secure wireless VPN
- Broadband voice, data and video transmission

INPUT/OUTPUT DESCRIPTION

Table 1 describes the input and output ports (shown graphically in Figure 2) of the CS3710 modular core. Unless otherwise stated, all signals are active high and bit(0) is the least significant bit.

The internal architecture of the Core is illustrated in Figure 3. It comprises spectral error protection, synch insertion and channel coding circuitry. The core is controlled by a bank of registers accessed through a microprocessor interface.




Figure 2: CS3710 Symbol




Figure 3: Block Diagram of the CS3710

Table 1: CS3710 32 QAM Modulator Interface Signal Descriptions

Name	I/O	Description				
GENERAL I/OS						
CLK	1	Clock at 2 x Symbol Rate				
RESET	1	Active low asynchronous reset signal – applied to all registers				
MODULATOR USER INPUT						
TXDATA[7:0]	1	Byte wide data input				
TXUSRCLK	1	Byte clock input – rising edge active				
TXSYNC	I	Indicates first byte in Frame – asserted during the TXUSRCLK cycle before the first byte of a frame is on the TXDATA port				
MODULATOR CONTROL	MODULATOR CONTROL PIN					
TXRX	I	Input data selector: 1: TXDATA or PRBS; 0: RXDATA				
PRBS	I	Pseudo Random Binary Sequence generator enable signal, TXRX=1 and PRBS=1 enable PRBS sequence				
SSBEnab	1	High to enable SSB (Single Side Band) stream				
BPTCM	I	High to by pass TCM (Trellis Code Modulator) encoder				



Table 1: CS3710 32 QAM Modulator Interface Signal Descriptions

Name	I/O	Description			
TWOSCOM	I	Output Format: 1: 2's complement, 0: Offset binary			
MODULATOR LOOP BACK INPUT					
RXDATA[7:0]	I	Byte wide loop back data input			
RXSYNC	l	Indicates first byte in Frame – asserted during the TXUSRCLK cycle before the first byte of a frame is on the loop back RXDATA port			
MODULATOR OUTPUT INTERFACE					
TXI_OUT[9:0]	0	Output symbol data to I-rail DAC – clocked out on the rising edge of CLK			
TXQ_OUT[9:0]	0	Output symbol data to Q-rail DAC – clocked out on the rising edge of CLK			
TX_Valid	0	Output data valid indicator signal			
TXFULL	0	Mapper FIFO full indicator			
TXEMPTY	0	Mapper FIFO empty indicator			
TCM_I[4:0]	0	Output TCM/QAM32 symbol data to I-rail- clocked out on the rising edge of CLK			
TCM_Q[4:0]	0	Output TCM/QAM32 symbol data to Q-rail- clocked out on the rising edge of CLK			
TCM_Valid	0	Output TCM/QAM32 symbol valid indicator signal			

FUNCTIONAL OPERATION

SYSTEM CLOCKS

Each sub-block function in Figure 3 is described in this section. The CS3710 has two clock signals, namely, TXUSRCLK and CLK. These two clocks are linked by the symbol rate, which is 120/63 or 12/7 times TXUSRCLK. The Input data stream is block based and synchronised by TXUSRCLK with each block containing 224 bytes. The output stream consists of the shaped and filtered I and Q samples and TCM_I and TCM_Q symbols synchronised by CLK.

PRBS

Functions of the PRBS sub-block are:

- Register input data TXDATA, RXDATA and all control signals
- Multiplex input data according to input control pin configuration

Input data TXDATA and RXDATA (loopback mode) are registered using the TXUSRCLK. The data is multiplexed to feed BlkSync according to the configuration of the Core. When TXRX is High, and PRBS is low, the TXDATA is selected, otherwise if the PRBS is High, the PRBS sequence is selected. In all cases, the SSB data is generated if SSB is High.

SCRAMBLER

Maximal-length 20 bit scrambler, generating 2²⁰-1 patterns, which follows the IntelSat IESS-308 standard. Generator polynomial used is:

$$p(X) = 1 + X^3 + X^{20}$$

There is one cycle delay in this module.

REED SOLOMON ENCODER

The Reed-Solomon encoding algorithm is implemented according to following parameters:

- Galois field GF(2⁸).
- Primitive polynomial: $m(X) = 1 + X^2 + X^3 + X^4 + X^8$
- Generator polynomial: $g(X) = (X + \alpha^0)(X + \alpha^1)...(X + \alpha^{2T-1})$

The RS encoder supports codewords of the format (240,224). The 16 parity symbols calculated by the RS encoder are added to the end of the information bytes that were input. The start of frame sync flag is also piped through with the same latency as the data to be fed onto the next module in the chain.

UNIQUE WORD INSERTION

The insertion of unique word information for receiver frame synchronization follows the scheme outlined in the Intelsat standard IESS-308. The insertion of the unique word occurs every 16 RS codewords which makes up a superframe. It is assumed that the first frame input after reset is the first block of a superframe. The unique word is a 4-byte value with 2 bytes over-writing the final 2 parity bytes in the first 2 successive Reed-Solomon codewords of a superframe.

Unique Word Mnemonics	Value in Hex	
Unique word 3	0x66	
Unique word 2	0xBE	
Unique word 1	0x0F	
Unique word 0	0x5A	

INTERLEAVER

The interleaver follows the Intelsat IESS308 scheme, which involves a block interleaver with a depth of 4 frames and an offset between each frame of 60 bytes. That is, 4 consecutive frames are written into the interleaver in row order, but with successive frames offset from each other by 60 byte locations. The data is then read out in column order.

TCM ENCODER

The TCM encoder is based on a rate ½ convolutional encoder with puncture rate 9/10 as shown in Figure 4. The punctured TCM encoded symbols are then mapped to the 32 QAM constellation. The TCM coding is performed directly on the byte wide data that is input from the interleaver. The output from the TCM encoder is in the form of 5 bit symbols which are further coded to 3-bit words passed to the spectral shaping filter.




Figure 4: Encoder for Rate 9/10 Trellis Code for 32-QAM (with puncturing)

The puncture patterns for 9/10 puncture rates are defined below.

Code Rate	Puncture Pattern (X marks a punctured bit)		
9/10	 1 1 Applied to the MSB (bit 8) of a 9-bit input symbol 1 X X 1 Applied to bit 4 and bit 3 of a 9-bit input symbol 		

SSB AND MAPPER

The SSBMap sub-block performs the following functions:

- Inserts TCM coded symbols into a transmit FIFO for resampling
- Codes re-sampled TCM symbols to 3-bit I-Q samples for RRC filter input
- Replaces I-Q samples with SSB pattern when SSB is enabled

The output from the TCM encoder is pushed into the FIFO when it is valid. The symbols from the FIFO are further coded to 3-bit I-output and Q-output according to the 32-QAM.

When SSB is enabled, the SSB pattern, a sine wave in the I-channel and a cosine in the Q-channel, replaces the symbol from the FIFO and is fed to the transmit filter. This drives the filter full scale, and hence the SSB stream is re-scaled to the maximal amplitude of the 32 QAM constellation.



SRRC FILTER

The SRRC (Square Root Raised Cosine) Filter consists of two multiple-rate filters performing the shaping and filtering function for the I-Q samples. Note that the filter is not normalised, as this is to be considered in the hardware.

The inputs to the filter bank are:

• Re-sampled TCM data further coded to 3-bit I-Q samples,

The SRRC filter is a hardware specific filter, which computes one output sample every clock (CLK) cycle using a look up table with the coefficients specified by the coefficients selector. The filter coefficients are obtained from a square rooted raised cosine filter, and further decimation to two sets of polyphase filters. The filter coefficients are quantified to 12-bits to make full use of the fixed point dynamic range. The coefficients selector will select coefficient set 0 whenever a new sample is fed into the SRRC filter. The spectral shaping performance of this filter is illustrated in Figure 5.




Figure 5: Spectrum of Filter Output Data

TIMING CHARACTERISTICS

The timing characteristics of the CS3710 QAM 32 Broadband Wireless Modulator are illustrated in Figure 6.




Figure 6: Input/Output Timing

The relation of sync, clock and the data symbols is summarised in the following table which uses implementation on Altera APEX20K CPLD for illustration purposes.



PERFORMANCE AND DENSITY METRICS

PROGRAMMABLE LOGIC CORES

For ASIC prototyping or for projects requiring fast time-to-market of a programmable logic solution, Amphion programmable logic cores offer the silicon-aware performance tuning found in all Amphion products, combined with the rapid design times offered by today's leading programmable logic solutions.

The following performance and density metrics has been obtained when the CS3710 is implemented as a stand-alone design in the device specified below. It should be noted that if the function is implemented on different FPGA devices, or combined with additional logic in larger devices, then additional constraints might need to be applied to achieve the similar metrics.

Table 2: CS3710 Programmable Logic Cores

DEVICE	SILICON VENDOR	AREA (LCs)	MEMORY REQUIREMENT (EABs)	CRITICAL PATH (TXUSRCLK)	CRITICAL PATH (CLK)
EP1K100FC256-1	Altera	1580	4	14.2 ns (70.42 MHz)	10.02 ns (98.03 MHz)



BOUT AMPHION

(formerly Amphion Integrated Silicon Systems) is the leading supplier of speech coding, video/ image processing and channel coding application specific silicon cores for system-on-a-chip (SoC) solutions in the broadband. wireless, and mulitmedia markets

Web: www.amphion.com Email: info@amphion.com

CORPORATE HEADQUARTERS

Amphion Semiconductor Ltd 50 Malone Road Belfast BT9 5BS Northern Ireland, UK

Tel: +44.28.9050.4000 Fax. +44.28.9050.4001

EUROPEAN SALES

Amphion Semiconductor Ltd CBXII, West Wing 382-390 Midsummer Boulevard Central Milton Keynes MK9 2RG England, UK

Tel: +44 1908 847109 Fax: +44 1908 847580

WORLDWIDE SALES & MARKETING

Amphion Semiconductor, Inc. 2001 Gateway Place, Suite 130W San Jose, CA 95110

Tel: (408) 441 1248 Fax: (408) 441 1239

CANADA & EAST COAST US SALES

Amphion Semiconductor, Inc. Montreal Quebec Canada

Tel: (450) 455 5544 Fax: (450) 455 5543

SALES AGENTS

Voyageur Technical Sales Inc

1 Rue Holiday Tour Est, Suite 501 Point Claire, Quebec Canada H9R 5N3

Tel: (905) 672 0361 Fax: (905) 677 4986

JASONTECH, INC

Hansang Building, Suite 300 Bangyidong 181-3, Songpaku Seoul Korea 138-050

Tel: +82 2 420 6700 Fax: +82 2 420 8600

Phoenix Technologies Ltd

3 Gavish Street Kfar-Saba, 44424 Israel

Tel: +972 9 7644 800 Fax: +972 9 7644 801

SPS-DA PTE LTD

21 Science Park Rd #03-19 The Aquarius Singapore Science P ark II Singapore 117628

Tel: +65 774 9070 Fax: +65 774 9071

SPINNAKER SYSTEMS INC

Hatchobori SF Bldg. 5F 3-12-8 Hatchobori, Chuo-ku Tokyo 104-0033 Japan

Tel: +81 3 3551 2275 Fax: +81 3 3351 2614