## Features

- Fastest Propagation Speeds in the Industry $\mathrm{T}_{P D}$ (F grade) $\mathbf{=} \mathbf{2 . 5} \mathbf{n s}$,
$\mathrm{T}_{\mathrm{PD}}(\mathrm{G}$ grade) $=2.0 \mathrm{~ns}$
- Maximum Derating for Capacitive Loads 1.5ns/100pF (F grade) and $1.1 \mathrm{~ns} / 100 \mathrm{pF}$ (G grade)
- Very Low Ground Bounce $<0.6 \mathrm{~V} @ \mathrm{~V}_{\mathrm{cc}}=5.00 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$
- Excellent Noise Rejection
- Typical Output Skew $\leq 0.25 n s$
- Bus Hold Circuitry to Retain Last Active State During Tri-State ${ }^{\text {TM }}$
- Available in SSOP and TSSOP Packages


## Description

Atmel's new family of high speed CMOS transceivers offers the best of all worlds to the user requiring stability and ultra fast speeds. These transceivers, which can function as two 8-bit devices or one 16-bit device, are capable of improving processing efficiency as much as $6 \%$ by reducing the number of wait states required during memory access. In addition, this family of parts has been designed to minimize ground bounce on the outputs while rejecting input spikes of up to 1.8 V and 1 ns wide. This combination of ultra high speed and low noise is the next step in high speed performance.

## Functional Block Diagram



AT16245

## Pin Configurations

| Pin Names | Descriptions |
| :---: | :--- |
| $x \overline{O E}$ | Output Enable Input (Active Low) |
| $x D I R$ | Direction Control Input |
| $x A \chi$ | Side A Inputs or Tri-State Outputs |
| $x B \chi$ | Side B Inputs or Tri-State Outputs |



Top View

Function Table

| Inputs |  | Outputs |
| :---: | :---: | :--- |
| $\mathbf{x} \overline{\mathbf{O E}}$ | $\mathbf{x D I R}$ |  |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | $\mathrm{X}^{(1)}$ | High Z State |

Note: 1. $\mathrm{X}=$ Don't Care

## Absolute Maximum Ratings*

Operating Temperature $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Voltage on any Pin with Respect to Ground $\qquad$ -2.0 V to $+7.0 \mathrm{~V}^{(1)}$ Maximum Operating Voltage $\qquad$ 6.0 V

NOTICE:Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum voltage is -0.6 V dc which may undershoot to -2.0V for pulses of less than 20 ns . Maximum output pin voltage is VCC +0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns .

### 5.0 Volt DC Characteristics

Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=+5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{l}_{\text {cc }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ |  | 0.8 | 1.2 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current (//O Pins) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 15$ | $\mu \mathrm{A}$ |
| $1 / 2$ | Input Low Current (//O Pins) | $\mathrm{V}_{1 \times}=$ GND |  |  | $\pm 15$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{VOH}^{(1)}$ | Output High Voltage <br> F Grade only | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{loH}=-10 \mathrm{~mA} \end{aligned}$ | 2.7 |  |  | V |
| $\mathrm{VOH}^{(2)}$ | Output High Voltage G Grade only | $\begin{aligned} & \mathrm{VCC}=4.75 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{OH}=-12 \mathrm{~mA}} \end{aligned}$ | 2.7 |  |  | V |
| VoL | Output Low Voltage (F Grade) | $\mathrm{loL}=10 \mathrm{~mA}$ |  |  | 0.55 | V |
| VoL | Output Low Voltage (G Grade) | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | 0.55 | V |

Note: 1. F grade: At $\mathrm{V}_{\mathrm{CC}}(\max )$, the value of $\mathrm{VOH}(\max )=3.75 \mathrm{~V}$ and at $\mathrm{V}_{\mathrm{CC}}(\min ), \mathrm{V}_{\mathrm{OH}(\max )}=3.25 \mathrm{~V}$
2. $G$ grade: At $\mathrm{V}_{\mathrm{CC}(\max )}$, the value of $\mathrm{VOH}_{(\max )}=3.75 \mathrm{~V}$ and at $\mathrm{V}_{\mathrm{CC}(\min )}, \mathrm{V}_{\mathrm{OH}(\max )}=3.35 \mathrm{~V}$

## AC Characteristics

AT16245F
Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tpHL } \\ & \text { tpLH } \\ & \hline \end{aligned}$ | Propagation Delay | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 2.5 | ns |
| $\begin{aligned} & \text { tpzH } \\ & { }^{\text {tpzL }} \end{aligned}$ | Output Enable Time | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 6.0 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\text {PHZ }} \\ & \mathrm{t}_{\mathrm{PLLZ}} \end{aligned}$ | Output Disable Time | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 6.0 | ns |
| tsk ${ }^{(1)}$ | Output Skew | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 0.5 | ns |
| $\begin{gathered} \hline \Delta \mathrm{tpHL}^{(1)} \\ \Delta \mathrm{t}_{\mathrm{PLH}} \\ \hline \end{gathered}$ | Propagation Delay vs Output Loading |  |  | 1.3 | 1.5 | ns/100pF |

Note: 1. This parameter is guaranteed but not $100 \%$ tested.

## AT16245G

Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{C}=5.0 \mathrm{~V} \pm 5 \%$ (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{T}_{\mathrm{PHL}} \\ & \mathrm{~T}_{\mathrm{PLH}} \end{aligned}$ | Propagation Delay | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 2.0 | ns |
| $\begin{aligned} & \mathrm{T}_{\text {PZH }} \\ & \mathrm{T}_{\mathrm{PZL}} \\ & \hline \end{aligned}$ | Output Enable Time | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 6.0 | ns |
| $\begin{aligned} & \hline \mathrm{T}_{\mathrm{PHZ}} \\ & \mathrm{~T}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 5.0 | ns |
| $\mathrm{T}_{\text {SK }}{ }^{(1)}$ | Output Skew | $\mathrm{CL}=50 \mathrm{pF}$ |  |  | 0.5 | ns |
| $\begin{gathered} \left.\Delta \mathrm{t} \text { PHL }{ }^{(1)}\right) \\ \Delta \mathrm{t} \mathrm{PLH} \\ \hline \end{gathered}$ | Propagation Delay vs Output Loading |  |  | 0.9 | 1.1 | ns/100pF |

Note: 1. This parameter is guaranteed but not $100 \%$ tested.

Test Circuits ${ }^{(1,2)}$
Pulse
Generator
Note: 1. Pulse Generator: Rate $\leq 1.0 \mathrm{MHz}, \mathrm{t} f \leq 2.5 \mathrm{~ns}$,
$\mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}$.
2. AC tests are done with a single bit switching, and timings need to be derated when multiple outputs are switching in the same direction simultaneously. This derating should not exceed 0.5 ns for 16 inputs switching simultaneously.

Switch Position

| Test | Switch |
| :---: | :---: |
| Open Drain |  |
| Disable Low |  |
| Enable Low | Closed |
| All Other Tests | Open |

Definitions:
$C_{L}=$ Load capacitance; Includes jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance; Should be equal to Zout of the Pulse Generator.

IOL Pull Down Current


Ground Bounce for High to Low Transitions ${ }^{(1)}$

Supply Bounce for Low to High Transitions ${ }^{(2)}$


## Typical Values

| Parameter | Value | Units |
| :---: | :---: | :---: |
| $V_{\text {OLP }}$ | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OLV}}$ | -0.26 | V |
| $\mathrm{~V}_{\mathrm{OHV}}$ | $\mathrm{V}_{\mathrm{CC}}-0.13$ | V |
| $\mathrm{~V}_{\mathrm{OHP}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ | V |

Note: 1. When multiple outputs are switched at the same time, rapidly changing current on the ground and $\mathrm{V}_{\mathrm{CC}}$ paths cause a voltage to develop across the parasitic inductance of the wire bond and package pins. This occurrence is called simultaneous switching noise. Atmel's AT16245 products have minimized this phenomenon as shown on the graph. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz . The ground data is measured on the one remaining output, which is set to logic low and will reflect any device ground movement.
2. As on the graph for Ground Bounce, a similar condition occurs for low to high transitions. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz . $\mathrm{V}_{\text {cc }}$ droop is measured on the one remaining output pin, which is set to a logic high. This output will reflect any movement on the device $\mathrm{V}_{\mathrm{cc}}$.

## Propagation Delay Waveforms



## Enable and Disable Waveforms ${ }^{(1)}$



Note: 1. Enable and disable waveforms are the same for both $x \overline{O E}$ and $x D I R$ inputs.

Ordering Information

| TPD | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: |
| 2.5 ns | AT16245F -25YC | 48 Y | Commercial |
|  | AT16245F-25XC | 48 X |  |
| 2.0 ns | AT16245G -20YC | 48 Y | Commercial |


| Package Type |  |
| :--- | :--- |
| 48 X | 48 Pin, Plastic Thin Shrink Small Outline Package (TSSOP) |
| 48 Y | 48 Pin, Plastic Shrink Small Outline Package (SSOP) |

