

## **ARM10** Thumb<sup>®</sup>Family

300MHz low-power system-on-a-chip processor

#### solutions delivered at a consumer price point

### **Product Overview**

#### Applications

- Next-generation hand-held products:
  - Communicators
  - Smartphones
  - Subnotebook computers
- Digital consumer appliances featuring:
  - 3D graphics
  - Web content
  - Voice recognition and synthesis
  - Digital video
  - High-speed connectivity

#### **Benefits**

- Multi-sourced high-performance, low-power processor macrocells
- High-performance vector floating point delivers 3D graphics and floating point DSP
- Access to existing ARM architecture, tools, OS, and code-base
- Low system cost via excellent code density
- High performance allows cost saving via migration of hardware features to software implementations
- System-on-a-chip ready allowing rapid integration with short time to market
- Designed to run sophisticated OS such as Linux, EPOC, and WindowsCE

#### The ARM10 Thumb Family

The ARM10 Thumb Family of processors will deliver 400 Dhrystone 2.1 MIPS at 300MHz, and 600 MFLOPS for 3D graphics and floating point DSP. Process portable to high performance 0.25 micron and 0.18 micron CMOS fabrication processes, the ARM10 processor units will be licensed to multiple semiconductor partners, offering OEMs guaranteed continuity of supply. The ARM10 Thumb Family maintains traditional ARM values of low system cost, low power consumption, and use within larger system-on-chip designs. The Thumb 16bit compressed instruction set gives a reduction in the required memory size and bandwidth, which directly reduces system cost. The ARM10TDMI™ integer unit features the ARM 32-bit RISC instruction set, and Thumb compressed 16-bit instruction set. The ARM10TDMI unit employs parallel instruction execution, branch prediction, and a non-blocking data cache interface to achieve high performance on real applications. The ARM1020T<sup>™</sup> cached processor macrocell is built around the ARM10TDMI unit, and also features large onchip instruction and data caches, an MMU with demand paged virtual memory support, a write buffer, and a new high-bandwidth AMBA<sup>TM</sup> system-on-a-chip bus interface.

The optional VFP10<sup>™</sup> Vector Floating-point coprocessor offers high performance single and double precision IEEE floating-point in a small die size by adopting the RISC approach of implementing simple, common operations in silicon and allowing software to handle rare exceptional cases.

#### System-on-a-chip Ready

The ARM10 processors feature EmbeddedICE<sup>™</sup> JTAG software debug, and the AMBA multimaster on-chip bus architecture that provides for peripheral design reuse and efficient production test. ARM and its partners provide ASIC simulation models, and cosimulation tools to enable the design process.

#### Compatible with ARM7<sup>TM</sup>, ARM9<sup>TM</sup> and StrongARM®

The ARM10 Thumb Processor Family is backwards compatible with the ARM7 Thumb Family, the ARM9 Thumb Family, and StrongARM processor families, giving designers software-compatible processors with a range of price/performance points from 60 MIPS to 400 MIPS. Support for the ARM architecture today includes the WindowsCE, EPOC, JavaOS, and Linux operating systems, more than 25 Real Time Operating Systems, Cosimulation tools from leading EDA vendors, and a variety of software development tools.

## ARM1020T

#### ARM1020T

The ARM1020T includes cache and memory management functions to support a full demand-paged virtual memory operating system and support for real-time embedded operating systems.

#### MMUs

Twin 64-entry Translation Lookaside Buffers (TLBs) provide fast access to the most recent address translations. ARM1020T also provides TLB lock-down. This allows critical translations to remain in the TLB to ensure predictable access to realtime code.

### Caches


Two 32KB caches are implemented, one for instructions, the other for data, both with an eight-word line size. These caches connect to the integer unit via 64-bit buses, to allow two instructions to be passed into the instruction prefetch unit every cycle, and to allow load and store multiple instructions to transfer two 32-bit registers every cycle.

### Cache lock-down

Cache lock-down is provided to allow critical code sequences to be locked into the cache to ensure predictability for real-time code. The cache replacement policy can be selected by the operating system as either fully random or round-robin. Both caches are 64-way set-associative.

#### Data cache features

The data cache supports nonblocking hit-under-miss operation. Nonblocking operation allows instructions that occur after a data cache miss to



continue execution before the data is returned. The hit-under-miss operation allows subsequent load or store instructions after a cache miss to access the data cache. Together these mechanisms can provide significantly higher performance for applications that incur high data cache miss rates.

### Write buffer

ARM1020T also incorporates a double word 8-entry write buffer, to avoid stalling the processor when writes to external memory are performed.

#### **ARM10TDMI** integer unit

The ARM10TDMI integer unit is an implementation of the ARM Architecture Version 5T, the latest implementation of the ARM Architecture. ARMv5T is a superset of the ARMv4 ISA implemented by the StrongARM processors and the ARMv4T ISA implemented by the ARM7 Thumb and ARM9 Thumb Family processors.

# Performance and code density

ARM10TDMI executes two instruction sets, the 32-bit ARM instruction set, and the 16-bit Thumb instruction set. The ARM instruction set allows a program to achieve maximum performance with the minimum number of instructions. The simpler Thumb instruction set offers much increased code density for code that does not require maximum performance. Code can switch between the ARM and Thumb instruction sets on any procedure call.

### Registers

The Integer Unit consists of a 32-bit datapath and associated control logic. The datapath contains 31 general-purpose registers, coupled to a full shifter, Arithmetic Logic Unit, and multiplier. At any one time 16 registers are visible to the user. The remainder are synonyms used to speed up exception processing. Register 15 is the Program Counter (PC) and can be used in all instructions to reference data relative to the current instruction. R14 holds the return address after a subroutine call. R13 is used (by software convention) as a stack pointer.

# Modes and exception handling

All exceptions have banked registers for R14 and R13. After an exception R14 holds the return address for exception processing. This address is used both to return after the exception is processed and to address the instruction that caused the exception. R13 is banked across exception modes to provide each exception handler with a private stack pointer. The fast interrupt mode also banks registers 8 to 12 so that interrupt processing can begin without the need to save or restore these registers. A seventh processing mode, System mode, does not have any banked registers. It uses the User mode registers. System mode runs tasks that require a privileged processor mode and allows them to invoke all classes of exceptions.

#### **Status registers**

All other processor states are held in status registers. The current operating processor status is in the Current Program Status Register (CPSR). The CPSR holds 4 ALU flags (Negative, Zero, Carry and Overflow), two interrupt disable bits (one for each type of interrupt), a bit to indicate ARM or Thumb execution, and 5 bits to encode the current processor mode. All 5 exception modes also have a Saved Program Status Register (SPSR) which holds the CPSR of the task immediately before the exception occurred.

### **Exception types**

ARM10TDMI supports 5 types of exception, and a privileged processing mode for each type. The 5 types of exceptions are:

• fast interrupt (FIQ)

- normal interrupt (IRQ)
- memory aborts (used to implement memory protection or virtual memory)
- attempted execution of an undefined instruction
- software interrupts (SWIs).

#### **Conditional execution**

All ARM instructions (with the exception of BLX) are conditionally executed. Instructions optionally update the four condition code flags (Negative, Zero, Carry and Overflow) according to their result. Subsequent instructions are conditionally executed according to the status of flags. Fifteen conditions are implemented.

#### 4 classes of instructions

The ARM and Thumb instruction sets can be divided into four broad classes of instruction

- data processing instructions
- load and store instructions
- branch instructions
- coprocessor instructions.

#### Data processing

The data processing instructions operate on data held in general purpose registers. Of the two source operands, one is always a register. The other has two basic forms, an immediate value, or a register value optionally shifted. If the operand is a shifted register the shift amount may have an immediate value or the value of another register. Four types of shift can be specified. Most data processing instructions can perform a shift followed by a logical or arithmetic operation. Multiply instructions come in two classes, (normal) 32-bit result and (long) 64-bit result variants. Both

System mode	Supervisor mode	Abort mode	Undefined mode	Interrupt mode	Fast Interrup mode
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8_FIQ
R9	R9	R9	R9	R9	R9_FIQ
R10	R10	R10	R10	R10	R10_FIQ
R11	R11	R11	R11	R11	R11_FIQ
R12	R12	R12	R12	R12	R12_FIQ
R13	R13_SVC	R13_ABORT	R13_UNDEF	R13_IRQ	R13_FIQ
R14	R14_SVC	R14_ABORT	R14_UNDEF	R14_IRQ	R14_FIQ
PC	PC	PC	PC	PC	PC
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
-	SPSR_SVC	SPSR_ABORT	SPSR_UNDEF	SPSR_IRQ	SPSR_FIQ

#### Modes and Registers

types of multiply instruction can optionally perform an accumulate operation.

#### Load and store

The second class of instruction is load and store instructions. These instructions come in two main types:

- load or store the value of a single register
- load and store multiple register values.

Load and store single register instructions can transfer a 32-bit word, a 16-bit halfword and an 8-bit byte between memory and a register. Byte and halfword loads can be automatically zero or sign extended as they are loaded. Swap instructions perform an atomic load and store as a synchronization primitive.

### Addressing modes

Load and store instructions have three primary addressing modes

- offset
- pre-indexed
- post-indexed.

They are formed by adding or subtracting an immediate or register based offset to or from a base register. Register based offsets can also be scaled with shift operations. Preindexed and post-indexed addressing modes update the base register with the base plus offset calculation. As the PC is a general purpose register, a 32-bit value can be loaded directly into the PC to perform a jump to any address in the 4Gigabyte memory space.

#### **Block transfers**

Load and store multiple instructions perform a block transfer of any number of the general purpose registers to or from memory. Four addressing modes are provided:

- pre-increment addressing
- post-increment addressing
- pre-decrement addressing
- post-decrement addressing.

The base address is specified by a register value (which may be optionally updated after the transfer). As the subroutine return address and the PC values are in general purpose registers, very efficient subroutine calls can be constructed.

### Branch

The third class of instructions is branch instructions. As well as allowing any data processing or load instruction to change control flow (by writing the Program Counter) a standard branch instruction is provided with 24-bit signed offset, allowing forward and backward branches of up to 32Megabytes.

#### **Branch with Link**

There is a Branch with Link (BL) which allows efficient subroutine calls. BL preserves the address of the instruction after the branch in R14 (the Link Register or LR). This allows a move instruction to put the LR in to the PC and return to the instruction after the branch.

The third type of branch (BX and BLX) is used to switch between ARM and Thumb instruction sets optionally with the return address preserving link option.

#### Coprocessor

The fourth class of instruction is coprocessor instructions. There are three types of coprocessor instructions:

 coprocessor data processing instructions

These are used to invoke a coprocessor specific internal operation.

coprocessor register transfer
instructions

These allow a coprocessor value to be transferred to or from an ARM register.

 coprocessor data transfer instructions.

These transfer coprocessor data to or from memory, where the ARM calculates the address of the transfer.

#### **The ARM Instruction Set**

Mnemon	ic Operation	Mnemonic	Operation
MOV	Move	MVN	Move Not
ADD	Add	ADC	Add with Carry
SUB	Subtract	SBC	Subtract with Carry
RSB	Reverse Subtract	RSC	Reverse Subtract with Carry
CMP	Compare	CMN	Compare Negated
TST	Test	TEQ	Test Equivalence
AND	Logical AND	BIC	Bit Clear
EOR	Logical Exclusive OR	ORR	Logical (inclusive) OR
MUL	Multiply	MLA	Multiply Accumulate
SMULL	Sign Long Multiply	SMLAL	Signed Long Multiply Accumulate
UMULL	Unsigned Long Multiply	UMLAL	Unsigned Long Multiply Accumulate
CLZ	Count Leading Zeroes	BKPT	Breakpoint
MRS	Move From Status Register	MSR	Move to Status Register
В	Branch		
BL	Branch and Link	BLX	Branch and Link and Exchange
BX	Branch and Exchange	SWI	Software Interrupt
LDR	Load Word	STR	Store Word
LDRH	Load Halfword	STRH	Store Halfword
LDRB	Load Byte	STRB	Store Byte
LDRSH	Load Signed Halfword	LDRSB	Load Signed Byte
LDMIA	Load Multiple	STMIA	Store Multiple
SWP	Swap Word	SWPB	Swap Byte
CDP	Coprocessor Data Processing		
MRC	Move From Coprocessor	MCR	Move to Coprocessor
LDC	Load To Coprocessor	STC	Store From Coprocessor

#### **The Thumb Instruction Set**

Mnemon	ic Operation	Mnemonic	Operation
MOV	Move	MVN	Move Not
ADD	Add	ADC	Add with Carry
SUB	Subtract	SBC	Subtract with Carry
RSB	Reverse Subtract	RSC	Reverse Subtract with Carry
CMP	Compare	CMN	Compare Negated
TST	Test	NEG	Negate
AND	Logical AND	BIC	Bit Clear
EOR	Logical Exclusive OR	ORR	Logical (inclusive) OR
LSL	Logical Shift Left	LSR	Logical Shift Right
ASR	Arithmetic Shift Right	ROR	Rotate Right
MUL	Multiply	BKPT	Breakpoint
В	Unconditional Branch	Bcc	Conditional Branch
BL	Branch and Link	BLX	Branch and Link and Exchange
BX	Branch and Exchange	SWI	Software Interrupt
LDR	Load Word	STR	Store Word
LDRH	Load Halfword	STRH	Store Halfword
LDRB	Load Byte	STRB	Store Byte
LDRSH	Load Signed Halfword	LDRSB	Load Signed Byte
LDMIA	Load Multiple	STMIA	Store Multiple
PUSH	Push Registers to stack	POP	Pop Registers from stack

	31 30 29 28	27	26	25	24	23	22	21	20	19 18 17 16	15 14 13 12	11 10 9 8	7	6	5		4	3210
Data processing immediate shift	cond	0	0	0		оро	code	;	s	Rn	Rd	shift immed		s	hift	(	0	Rm
Move status register to register	cond	0	0	0	1	0	R	0	0	SBO	Rd	SBZ	0	0	0	(	0	SBZ
Move register to status register	cond	0	0	0	1	0	R	1	0	Mask	SBO	SBZ	0	0	0	(	0	Rm
Data processing register shift	cond	0	0	0		оро	code	•	s	Rn	Rd	Rs	0	s	hift		1	Rm
Branch/Exchange instruction set	cond	0	0	0	1	0	0	1	0	SBO	SBO	SBO	0	0	L		1	Rm
Software breakpoint	1 1 1 0	0	0	0	1	0	0	1	0		immed		0	1	1		1	immed
Count leading zeros	cond	0	0	0	1	0	1	1	0	SBO	Rd	SBO	0	0	0		1	Rm
Multiply (-accumulate)	cond	0	0	0	0	0	0	А	s	Rd	Rn	Rs	1	0	0		1	Rm
Multiply (-accumulate) long	cond	0	0	0	0	1	U	А	s	RdHi	RdLo	Rs	1	0	0		1	Rm
Swap/swap byte	cond	0	0	0	1	0	в	0	0	Rn	Rd	SBZ	1	0	0		1	Rm
Load/store halfword register offset	cond	0	0	0	Ρ	U	0	w	L	Rn	Rd	SBZ	1	0	1		1	Rm
Load/store halfword immediate offset	cond	0	0	0	Ρ	U	1	w	L	Rn	Rd	Hi Offset	1	0	1		1	Lo Offset
Load signed halfword/byte register offset	cond	0	0	0	Ρ	U	0	w	1	Rn	Rd	SBZ	1	1	Н		1	Rm
Load signed halfword/byte immediate offset	cond	0	0	0	Ρ	U	1	w	1	Rn	Rd	Hi Offset	1	1	Н		1	Lo Offset
Data processing immediate	cond	0	0	1		оро	code	•	s	Rn	Rd	rotate			i	imr	meo	liate
Move immediate to status register	cond	0	0	1	1	0	R	1	0	Mask	SBO	rotate			i	imr	meo	liate
Load/store immediate offset	cond	0	1	0	Ρ	U	в	w	L	Rn	Rd		i	nm	nedi	ate	•	
Load/store register offset	cond	0	1	1	Ρ	U	в	w	L	Rn	Rd	shift immed	I	s	hift	(	0	Rm
Load/store multiple	cond	1	0	0	Ρ	U	s	w	L	Rn		Regist	er	List	t			
Branch and branch with link	cond	1	0	1	L						24_bit_	offset						
Branch with link/change to Thumb	1 1 1 1	1	0	1	Н						24_bit_	offset						
Coprocessor load and store	cond	1	1	0	Ρ	U	Ν	w	L	Rn	CRd	cp_num			8	3_b	oit_c	offset
Coprocessor data processing	cond	1	1	1	0		орс	ode	1	CRn	CRd	cp_num	op	oco	de2	2 (	0	CRm
Coprocessor register transfers	cond	1	1	1	0	op	ocod	le1	L	CRn	Rd	cp_num	op	oco	de2	2	1	CRm
Software interrupt	cond	1	1	1	1						swi_nu	ımber						

#### The ARM instruction set opcode map

#### The Thumb instruction set opcode map

							- <b>- r</b>											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Shift by immediate	0	0	0	орс	ode		im	media	te		F	٦m			Rd			
Add/subtract register	0	0	0	1	1	0	ор		Rm			Rn		Rd				
Add/subtract immediate	0	0	0	1	1	1	ор	im	media	ate	I	Rn			Rd			
Add/subtract/move/compare immediate	0	0	1	орс	ode		Rd Rı	n		immediate								
Data-processing register	0	1	0	0	0	0		орсо	ode		Rr	n Rs		I	Rd Rn			
Special data processing	0	1	0	0	0	1	орс	ode	H1	H2	F	Rm		I	Rd Rr	I		
Branch/exchange instruction set	0	1	0	0	0	1	1	1	L	H2	F	Rm			SBZ			
Load from literal pool	0	1	0	0	1		Rd				PC-r	elativ	ve of	fset				
Load/store register offset	0	1	0	1	0	opcoc	le		Rm		Rn				Rd			
Load/store word/byte immediate offset	0	1	1	В	L		im	media	te		Rn			Rd				
Load/store halfword immediate offset	1	0	0	0	L		im	media	nediate Rn Rd						Rd			
Load/store from/to stack	1	0	0	1	L		Rd SP-relative offset											
Add to SP or PC	1	0	1	0	SP		Rd				iı	nme	diate					
Adjust stack pointer	1	0	1	1	0	0	0	0	ор			imn	nedia	ate				
Push/pop register list	1	0	1	1	L	1	0	R			re	egiste	er list	t				
Software breakpoint	1	0	1	1	1	1	1	0			iı	nme	diate					
Load/store Multiple	1	1	0	0	L		Rn				re	egiste	er_lis	t				
Conditional branch	1	1	0	1		C	ond					offs	et					
Software interrupt	1	1	0	1	1	1	1	1			ir	nme	diate					
Unconditional branch	1	1	1	0	0						offset							
BLX suffix	1	1	1	0	1					off	set					0		
BL/BLX prefix	1	1	1	1	0						offset							
BL suffix	1	1	1	1	1						offset							

## ARM10TDMI integer pipeline stages

The integer pipeline consists of 6 stages to maximize instruction throughput on ARM10TDMI.

**F**: Instruction Fetch and Branch Prediction

I: Instruction issue

**D**: Instruction Decode and Register Read

E: Execute Shift and ALU, or Address Calculate, or Multiply M: Memory Access and Multiply

W: Register Write


### Pipelining

By overlapping the various stages of execution, ARM10TDMI maximizes the clock rate achievable to execute each instruction. It delivers a throughput approaching one instruction per cycle. Furthermore, due to multiple execution units ARM10TDMI allows multiple instructions to exist in the same pipeline stage, allowing simultaneous execution of some instructions. The Fetch stage can hold up to three instructions, where branch prediction is performed on instructions ahead of execution of earlier instructions. The Issue and Decode stage can contain any instruction in parallel with a predicted branch. The Execute, Memory and Write stages can contain a predicted branch, an ALU or Multiply instruction, a load or store multiple instruction and a coprocessor instruction in parallel execution.

#### 64-bit data buses

ARM10TDMI provides 64-bit data buses between the processor integer unit and the instruction and data caches, and between coprocessors and the integer unit. These 64-bit

## **ARM10TDMI**



paths allow two instructions to be loaded into the branch prediction unit, so that branches are predicted before they are executed, and so that load and store multiple instructions can transfer 64 bits (two ARM registers) every cycle. This allows ARM10TDMI to achieve very high performance on many code sequences, especially those that require data movement in parallel with data processing.

#### Coprocessors and pipelines

The ARM10TDMI coprocessor interface allows full independent processing in both the ARM execution pipeline and the pipelines of up to 4 independent coprocessors.

### **Branch prediction**

The branch prediction unit can often completely resolve branches, effectively removing them from the instruction stream. The Load-Store unit can sustain load and store multiple transfers in parallel with data processing instructions. The Branch Prediction Unit works by prefetching instructions beyond the fetch stage, decoding branch instructions, calculating branch target addresses, and fetching the target instruction.

# Benefits of speculative branch prediction

Under normal operation, branch prediction can be completed before the fetch stage requests the branch instruction, so that the instruction at the target of the branch can be speculatively given to the integer unit instead of the branch. This reduces the execution time impact of the branch to zero. The branch prediction scheme is static. Backward branches are assumed taken as these are usually loops. Forward branches are assumed untaken. If the prediction is wrong (a branch mis-predict), the integer unit takes three cycles to resume execution. On average this scheme correctly predicts 80% of branch destinations.

#### **Debug features**

The integer unit also incorporates a sophisticated debug unit to allow both software tasks or external debug hardware to perform hardware and software breakpoint, single stepping, register and memory access. This functionality is made available to software as a coprocessor and is accessible from hardware via the JTAG port. Full speed, real time execution of the processor is maintained until a breakpoint is hit, at which point control is either passed to a software handler, or to JTAG control.

#### **ARM10TDMI** instruction execution timing

Instruction class	Issue Cycles	Result delay
Condition failed	1	NA
Branch Predict	0,1	NA
Branch Mispredict	3	NA
ALU instruction	1	0
ALU instruction with register shift	2	0
MOV PC, Rx	3	NA
ALU instruction dest = PC	4	0
MUL	13	13
MSR (flags only)	1	0
MSR (mode change)	3	NA
MRS	1	0
LDR (base register value)	1	0
LDR (loaded value)	1	1
LDR with shifted offset	+1	0
STR	1	NA
STR with shifted offset	2	NA
LDM	1	Position in list / 2 + 1
STM	1	NA
SWP	2	1
CDP	1	NA
MRC	1	1
MCR	1	NA
LDC	1	Number of words / 2
STC	1	NA

# VFP10 floating-point unit

The VFP10 Floating-point Unit is the first implementation of the Vector Floating-point architecture (VFP). VFP is designed to provide high-performance, low-cost floating-point (FP) computation for a wide spectrum of applications. VFP uses a register bank consisting of 32 single precision values or 16 double precision values. The individual elements of the register bank can be used as a vector of data, allowing a single instruction to operate on multiple data values. In vector mode, the 32 single precision registers are used to provide 8 scalar values and (most commonly) either 6 vectors each containing 4 elements, or 3 vectors each containing 8 elements.

### The VFP10 pipeline

VFP data processing instructions use a multiple-add pipeline. Fundamental operations include multiply-add, negated multiply-add, multiply-subtract, multiply, add, subtract, and compare. Divide, remainder and square root are implemented as iterative processes that use the multiplyaccumulate pipeline. Instructions are also provided for data movement of integer values between the VFP register and ARM registers, and conversion between integer values and floating-point values.

# Single instructions and multiple data

The vector nature of the VFP architecture allows a single instruction to specify an operation on multiple data items. This allows multiple instructions to be in execution at once, greatly increasing the performance of FP-intensive applications.

### **IEEE 754 compatibility**

VFP is fully IEEE 754 compatible. To allow faster execution for some algorithms VFP can optionally avoid the overhead necessary to perform IEEE gradual underflow, instead rounding to zero when the floating point exponent underflows such that the mantissa can no longer remain normalized. This option can be enabled from software via a control register configuration bit.

#### Load and store instructions

VFP provides both single and vector load and store instructions, which perform a transfer between memory and the VFP registers. Both single and double precision values are supported. The transfer address is specified in an ARM register. If a multiple transfer is performed the instruction specifies both the first register to transfer, and the number of registers to transfer. After the transfer the base register may be updated for auto indexing for array stack access.

### **Branch instructions**

VFP does not provide branch instructions. Instead the result of an FP compare instruction can be stored in the ARM condition code flags. This allows the ARM branch instruction to be used for executing conditional FP code.

# VFP10 floating-point pipeline

VFP10 uses two pipelines, a five stage pipe for load and store instructions, and a 7-stage pipe for arithmetic instructions. These two pipes share the first two stages, and can issue one instruction per cycle. The vector nature of the VFP architecture allows a vector arithmetic instruction to execute in parallel with a vector load or store instruction or an integer instruction.

### The 5-stage pipeline

The five stage Load and Store tracks the final 5 stages of the ARM pipeline. If a multiple transfer is being performed, the memory stage of the pipeline is repeatedly used for each data item. Two single precision values or one double precision valter one double precision valter one double precision valdouble precisio


## The 7-stage arithmetic pipeline

VFP10 data processing instructions use a 7-stage pipeline. The first two stages match the issue and decode stages of the integer unit, followed by four stages that perform the actual floating point arithmetic, and the seventh and final stage is for register write. The four arithmetic stages are broken into two parts, multiply and round, and add and round, each part taking two cycles.

## Ensuring IEEE 754 accuracy

To ensure full IEEE 754 accuracy, the pipeline forms a complete result between the multiply and accumulate portions of a multiply-accumulate instruction. All add, subtract and compare operations align the smaller value to the larger value to maintain maximum precision.

### **VFP10 - Vector Floating-point Unit**



#### Performance

The VFP design uses a deep pipeline to achieve a high clock frequency. A single precision multiply-add can be issued every cycle, with a result delay of three cycles. For many common algorithms the result delay has little impact on achieved performance as several operations can be started before the first result is required. FIR filters and array multiplies are examples. Coding these algorithms using vector instructions boosts performance further by allowing parallel execution with load or store or integer instructions.

VFP10 ins	struction execution timin										
Instruction class	Issue Cycles	Result delay									
Multiply (Single Precision)	1	3									
Multiply (Double Precision)	2	3									
Add/ Subtract/Compare/Move	1	3									
Multiply Accumulate (Single Precision)	1	3									
Multiply Accumulate (Double Precision)	2	3									
Divide/Square Root (Single Precision)	19	N/A									
Divide/Square Root (Double Precision)	33	N/A									
Load	1	1									
Store	1	NA									
Convert	1	3									

#### **AMBA Bus Architecture**

The ARM10 Thumb Family processors are designed for use with the AMBA multi-master on-chip bus architecture. AMBA includes an advanced high performance bus (AHB) connecting processors and high-bandwidth peripherals and memory interfaces, and a low-power peripheral bus allowing a large number of low-bandwidth peripherals. The AHB bus is re-used to allow efficient production test of the ARM1020T processor macrocell and VFP10 coprocessor.

The ARM1020T AHB implementation provides a 32-bit address bus and a 64-bit data bus for high-bandwidth data transfers made possible by onchip memory and modern SDRAM and RAMBUS memories.

### Everything you need

ARM provides a wide range of products and services to support its processor families, including software development tools, development boards, models, applications software, training, and consulting services.

The ARM Architecture today enjoys broad 3<sup>rd</sup> party support. The ARM10 Thumb Family processors' strong software compatibility with existing ARM families will ensure that its users benefit immediately from this existing support. ARM is working with its software, EDA, and semiconductor partners to extend this support to use new ARM10 Family features.

#### **Current support**

Support for the ARM Architecture today includes:

- ARM SDT Software Development Toolkit
  - Integrated development environment
  - C, C++, assembler, simulators and windowing source level debugger
  - Available on Windows95, WindowsNT, and Unix
- ARM Multi-ICE<sup>™</sup> JTAG interface - allows debug of ARM proces sor systems through JTAG interface
  - integrates with the ARM SDT
- ARMulator instruction accurate software simulator
- Development boards
- Design Simulation Models provide signoff quality ASIC simulation
- Software toolkits available from ARM, Cygnus/GNU,Greenhills, JavaSoft, MetaWare, Microtec, and Windriver allowing software

### **System issues and Third Party Support**

	VFP instruction set opcode map																					
	31 30 29 28	27	26	25	24	23	22	21	20	19 18 17 10	6 15 14	13 12	11	10	9	8	7	6	5	4	3 2 1 0	
Data processing Immediate	cond	1	1	1	0	Е	D	F	G	Fn	I	Fd	1	0	1	s	Ν	н	М	0	Fm	]
Move to FP register	cond	1	1	1	0	o	рсо	de	0	Fn	F	٦d	1	0	1	s	N	R	R	1	Reserved	
Move to ARM register	cond	1	1	1	0	0	рсо	de	1	Fn	F	٦d	1	0	1	s	Ν	R	R	1	Reserved	
Load	cond	1	1	0	Ρ	U	D	w	1	Rd	F	٦n	1	0	1	s	0	ffse	t or	Tra	nsfer Length	
Store	cond	1	1	0	Ρ	U	D	w	0	Rn	1	-d	1	0	1	s	0	ffse	t or	Tra	nsfer Length	
						_																-
				V	FI	D	in	S	tru	uction	set											
Mnemonic Operat	ion							ľ	Mne	emonic	0	Operation										
FADD Add								F	FCF	γ	С	Copy (Move)										
FSUB Subtra																						
FMUL Multiply								-		MUL		egate			•							
	/-Accumula	ate						-		MAC		egate				-					te	
	/-Subtract							-		MSC		egate			-	oly-	·Sι	ubt	rac	ct		
FDIV Divide								-		QRT		quare		00	ot							
	te Value								-NE			egate										
	re Registe				-	ist	er	-		MPZ		ompa										
	t Double to			-						/TSD		onvei								;		
	t Integer to		loa	at					FT	-		onvei						ege	ər			
FLDR Load S	ingle Value	е						FSTR Store Single Value														

development in C, C++, Java,FORTRAN, Pascal, Ada, and assembler.

Load Multiple Values (Vector)

- 20+ Real Time Operating Systems including Windriver VxWorks, Sun Microsystems Chorus and JavaOS, Microtec VRTX, JMI, Embedded System-Products RTXC, and Integrated Systems pSOS.
- Major OS including Microsoft WindowsCE,PSION EPOC, Net-BSD and Linux UNIX, Geoworks
- Application software components: DSP, Speech and image compression, software modems, Chinese character input, network protocols, and so on.

 Hardware/Software Cosimulation tools from leading EDA Vendors.

FSTM

Store Multiple Values (Vector)

For more information, see <u>www.arm.com</u>

FLDM

### **Contacting ARM**

#### Addresses

#### America

ARM INC. 750 University Avenue Suite 150 Los Gatos California 95032 USA

Tel: +1-408-579-2200 Fax:+1-408-579-1205 Email: info@arm.com

Austin Design Center ARM 1250 Capital of Texas Highway Building 3, Suite 560 Austin Texas 78746 USA

Tel: +1-512-327-9249 Fax:+1-512-314-1078 Email: info@arm.com

Seattle ARM 10900 N.E. 8th Street Suite 920 Bellevue Washington 98004 USA

Tel: +1-425-688-3061 Fax:+1-425-454-4383 Email: info@arm.com Boston ARM 300 West Main St Suite 215 Northborough MA 01532 USA

Tel: +1-508-351-1670 Fax:+1-508-351- 1668 Email: info@arm.com

#### England

ARM Ltd 48-49 Bateman Street Cambridge Cambridgeshire CB2 1LR England

Tel: +44 1223 400500 Fax:+44 1223 400408 Email: info@arm.com

#### France

ARM France 12, Avenue des Prés BL 204 Montigny le Bretonneux 78059 Saint Quentin en Yvelines Cedex Paris France

Tel: +33 1 30 79 05 10 Fax: +33 1 30 79 05 11 Email: info@arm.com

#### Germany

ARM Otto Hahn Str. 13B 85521 Ottobrunn-Riemerling Munich 85521 Germany

Tel: +49 89 608 75545 Fax:+49 89 608 75599 Email: info@arm.com

#### Japan

ARM K.K. Plustaria Building 4F 3-1-4 Shin-Yokohama Kohoku-ku, Yokohama-shi Kanagawa 222-0033

Tel: +81 45 477 5260 Fax: +81 45 477 5261 Email: info-armkk@arm.com

#### Korea

ARM Room #1115 Hyundai Building 9-4 Soonae-Dong Boondang-Ku, Sungam Kyunggi-Do 463-020 Korea

Tel: +82-342-712-8234 Fax: +82-342-713-8225 Email:info@arm.com

ARM, Thumb, StrongARM, and ARM Powered are registered trademarks of ARM Limited

ARM7, ARM9, ARM10, ARM7TDMI, ARM10TDMI, ARM1020T, ARM9TDMI, EmbeddedICE, and AMBA are trademarks of ARM Limited All other brands or product names are the property of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.